



V2V EDTECH LLP

Online Coaching at an Affordable Price.

OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT / CS
- Professional Courses



+91 93260 50669



v2vedtech.com



V2V EdTech LLP



v2vedtech



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

b)	Ans.	<p>Define terms “Minterm” and “Maxterm” with proper example of each.</p> <p><u>Minterm:</u> Each individual term in the canonical SOP form is called as Minterm. Example: <div style="text-align: center; margin: 10px 0;"> $\text{Canonical SOP } Y = \underbrace{ABC}_{\uparrow} + \underbrace{A\bar{B}\bar{C}}_{\uparrow} + \underbrace{\bar{A}BC}_{\uparrow}$ <p style="text-align: right; margin-right: 50px;">Each individual term is called minterm</p> </div> </p> <p><u>Maxterm:</u> Each individual term in the canonical POS form is called as Maxterm. Example: <div style="text-align: center; margin: 10px 0;"> $\text{Canonical POS } Y = \underbrace{(A+B)}_{\uparrow} \cdot \underbrace{(A+\bar{B})}_{\uparrow}$ <p style="text-align: right; margin-right: 50px;">Each individual term is called maxterm</p> </div> </p>	<p>2M</p> <p><i>Each Definition with example</i> 1M</p> <p><i>Each Definition with example</i> 1M</p>																		
c)	Ans.	<p>Draw symbol of JK flip-flop and write its truth table.</p> <p>Symbol</p> <div style="text-align: center; margin: 20px 0;"> </div> <p>Truth Table:</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="2">Inputs</th> <th>Output</th> </tr> <tr> <th>J_n</th> <th>K_n</th> <th>Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q_n</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>\bar{Q}_n</td> </tr> </tbody> </table>	Inputs		Output	J_n	K_n	Q_{n+1}	0	0	Q_n	0	1	0	1	0	1	1	1	\bar{Q}_n	<p>2M</p> <p><i>Symbol</i> 1M</p> <p><i>Truth Table</i> 1M</p>
Inputs		Output																			
J_n	K_n	Q_{n+1}																			
0	0	Q_n																			
0	1	0																			
1	0	1																			
1	1	\bar{Q}_n																			



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	d) Ans.	State importance of pipelining in 8086 microprocessor <ul style="list-style-type: none">• In pipelining, while the current instruction is executing, next instruction is fetched using a queue.• Pipelining enables many instructions to be executed at the same time.• It allows execution to be done in fewer cycles.• Speed up the execution speed of the processor.• More efficient use of processor.	2M Any two points 2M
	e) Ans.	Give any four applications of digital circuits. Applications of digital circuits <ul style="list-style-type: none">i) Object Counterii) Dancing Lightsiii) Scrolling Notice boardiv) Multiplexerv) Digital Computersvi) Washing machines, Televisionvii) Digital Calculatorsviii) Military Systemsix) Medical Equipmentsx) Mobile Phonesxi) Radar navigation and guiding systemsxii) Microprocessors	2M Any relevant four applications 2M
	f) Ans.	Define the following terms – (i) Physical Address (ii) Effective Address (i) Physical Address <i>(Note: Diagram is Optional)</i> Physical: The address given by BIU is 20 bit called as physical address. It is the actual address of the memory location accessed by the microprocessor. It is calculated as	2M Each definition n 1M



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>(ii) Effective Address Effective Address: Effective address or the offset address is the offset for a memory operand. It is an unassigned 16 bit number that gives the operand's distance in bytes from the beginning of the segment.</p>	
	<p>g)</p> <p>Choose instruction for following situations:</p> <p>(i) Addition of 16 bit Hex. No with carry</p> <p>(ii) Division of 8 bit No.</p> <p>(iii) Rotate content of BL by 4 bit.</p> <p>(iv) Perform logical AND operation of AX and BX</p>	<p>2M</p>	
	<p>Ans</p> <p>(i) Addition of 16 bit Hex. No with carry <i>(Note any other relevant registers shall also be considered)</i> ADC Destination 16, Source 16 OR ADC AX, BX OR ADC AX, 4500H</p> <p>(ii) Division of 8 bit No. <i>(Note any other relevant registers shall also be considered)</i> DIV SOURCE OR DIV BL</p>	<p>Each instruction on 1/2 M</p>	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>(iii) Rotate content of BL by 4 bit. MOV CL, 04H ROR BL, CL OR MOV CL, 04H ROL BL, CL</p> <p>(iv) Perform logical AND operation of AX and BX AND AX, BX</p>	
2.	<p>a)</p> <p>Ans.</p>	<p>Attempt any THREE of the following: Convert following decimal to octal and Hexadecimal</p> <p>i) $(297)_{10} = ()_8$ ii) $(453)_{10} = ()_{16}$</p> <p>(i) $(297)_{10} = ()_8$</p> <p>$\begin{array}{r l} 8 & 297 \\ \hline 8 & 37 \quad 1 \rightarrow \text{(LSD)} \\ 8 & 4 \quad 5 \quad \uparrow \\ & \quad \quad \quad \rightarrow 4 \rightarrow \text{(MSD)} \end{array}$</p> <p>$\therefore (297)_{10} = (451)_8$</p> <p>(ii) $(453)_{10} = ()_{16}$</p> <p>$(453)_{10} = ()_{16}$</p> <p>$\begin{array}{r l} 16 & 453 \quad \text{(Decimal)} \quad \text{(Hex)} \\ \hline 16 & 28 \quad 5 \rightarrow 5 \quad \text{(LSD)} \\ 16 & 1 \quad 12 \rightarrow C \quad \uparrow \\ & \quad \quad \quad \rightarrow 1 \quad \text{(MSD)} \end{array}$</p> <p>$\therefore (453)_{10} = (1C5)_{16}$</p>	<p>12 4M</p> <p>Each conversion 2M</p>



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

b)	<p>Convert the given minterm into standard POS form. $Y(A, B, CD) = (\bar{A}.BC) + (B.\bar{C}\bar{D}) + (\bar{A}\bar{B})$</p>	4M
Ans.	<p><i>Note: Solution is given by considering Y(A, B, CD) as Y(A, B, C, D)</i></p> $Y(A, B, C, D) = \bar{A}BC + B\bar{C}\bar{D} + \bar{A}\bar{B}$ <p style="text-align: center;"><i>Converting into standard SOP form,</i></p> $Y(A, B, C, D) = \bar{A}BC(CD + \bar{C}\bar{D}) + (A + \bar{A})B\bar{C}\bar{D} + \bar{A}\bar{B}(C + \bar{C})(D + \bar{D})$ $= \bar{A}BCD + \bar{A}B\bar{C}\bar{D} + ABC\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}\bar{D}$ $+ \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$ $= \sum m(7, 6, 12, 4, 3, 2, 1, 0)$ $= \sum m(0, 1, 2, 3, 4, 6, 7, 12)$ $= \prod M(5, 8, 9, 10, 11, 13, 14, 15) \dots \text{Standard Pos form}$ $= (A + \bar{B} + C + \bar{D})(\bar{A} + \bar{B} + C + D)(\bar{A} + B + C + \bar{D})$ $(\bar{A} + B + \bar{C} + D)(\bar{A} + B + \bar{C} + \bar{D})(\bar{A} + \bar{B} + C + \bar{D})$ $(\bar{A} + \bar{B} + \bar{C} + D)(\bar{A} + \bar{B} + \bar{C} + \bar{D})$	<p>Standard SOP form 2M</p> <p>Conversion to Standard POS 2M</p>
c)	<p>Draw symbol and write truth table for the following flip flop and give one application of each. i) Clocked R-S flip flop ii) T- flip flop</p>	4M
Ans.	<p>(i) Clocked R-S flip flop Symbol</p> <div style="text-align: center; margin: 10px 0;"> </div>	<p>Symbol 1/2 M</p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
 (Autonomous)
 (ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

Truth Table

Clock	S	R	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	X	Q_n	\bar{Q}_n	No change
1	0	0	Q_n	\bar{Q}_n	No Change
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	Race	Race	Avoid


*Truth table
1M*

Application:

- i) Clocked RS flip-flop can be used in sequential circuits.
- ii) It can be used to design counters.
- iii) It can be used as a latch in digital circuits.

*Any one Application
½ M*

**(ii) T- flip flop
Symbol**



*Symbol
½ M*

Truth Table

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

*Truth table
1M*



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>Application: i) Used to design counters in digital circuits. ii) Can be used in frequency divider circuits.</p>	<p><i>Any one Application</i> $\frac{1}{2} M$</p>
	<p>d) Ans.</p>	<p>Prove $A(\bar{A} + C)(\bar{A}B + C)(\bar{A}BC + \bar{C}) = 0$ <i>Note: Any other relevant laws applied shall be considered while obtaining the correct answer.</i></p> <p style="font-family: cursive;"> $\begin{aligned} \text{L.H.S.} &= A(\bar{A} + C)(\bar{A}B + C)(\bar{A}BC + \bar{C}) \\ &= (A\bar{A} + AC)(\bar{A}B + C)(\bar{A}BC + \bar{C}) \\ &= (0 + AC)(\bar{A}B + C)(\bar{A}BC + \bar{C}) \quad (\because A\bar{A} = 0) \\ &= (A\bar{A}BC + AC)(\bar{A}BC + \bar{C}) \quad (\because CC = C) \\ &= (0 + AC)(\bar{A}BC + \bar{C}) \quad (\because A\bar{A} = 0) \\ &= A\bar{A}BC + AC\bar{C} \quad (\because CC = C) \\ &= 0 + 0 \quad (\because A\bar{A} = 0 \text{ and } C\bar{C} = 0) \\ &= 0 \\ &= \text{R.H.S.} \end{aligned}$ <p style="text-align: center;">Hence Proved</p> </p>	<p>4M</p> <p><i>Correct solution</i> 4M</p>
3	<p>a) Ans.</p>	<p>Attempt any <u>THREE</u> of the following: Implement OR gate and NOT gate using “Universal NAND gate”. Write expressions for both. 1. "OR" gate using "Universal NAND" gate:</p> <div style="text-align: center;"> </div>	<p>12 4M</p> <p><i>Output Expression</i> 1M</p> <p><i>Circuit Diagram</i> 1M</p>



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>2. "NOT" gate using "Universal NAND" gate:</p> $Y = \overline{A \cdot B} = \overline{A \cdot A} \quad \dots \text{since } A = B = A$ <p style="text-align: center;"> But $A \cdot A = A$ $\therefore \boxed{Y = \bar{A}}$ </p> <div style="text-align: center;"> </div>	<p><i>Output Expression</i> on 1M</p> <p><i>Circuit Diagram</i> 1M</p>
	<p>b)</p> <p>Ans</p>	<p>Explain following instructions for 8 bit and 16 bit data.</p> <p>(i) PUSH (ii) DAA (iii) IDJV (iv) XOR</p> <p><i>Note: Any other relevant registers shall also be considered in the example/explanation.</i></p> <p>(i) PUSH</p> <p>Format: PUSH source</p> <p>This instruction decrements the SP (Stack Pointer) register (by 2) and copies the word specified by source to the location at the top of the stack.</p> <p>Here, Source can be a 16-bit general purpose register, segment register or memory location.</p> <p>Example- PUSH AX</p> <p>OR</p> <p>PUSH AX</p> <p>This instruction decrements the stack pointer by 2 and copies the 16 bit data from AX register to the stack segment where the stack pointer then points.</p>	<p>4M</p> <p><i>Explanation of each</i> $\frac{1}{2} M$</p> <p><i>Example for each case</i> $\frac{1}{2} M$</p>



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>(ii) DAA DAA stands for Decimal Adjust Accumulator AL after BCD Addition Explanation: This instruction is used to make sure the result of adding two packed BCD numbers is adjusted to be a correct BCD number. The result of the addition must be in AL for DAA instruction to work correctly. If the lower nibble in AL after addition is > 9 or Auxiliary Carry Flag is set, then add 6 to lower nibble of AL. If the upper nibble in AL is > 9H or Carry Flag is set, and then add 6 to upper nibble of AL. Example: - (Any Same Type of Example)</p> <p>if AL=99 BCD and BL=99 BCD Then ADD AL, BL</p> <p>1001 1001 = AL= 99 BCD + 1001 1001 = BL = 99 BCD ----- 0011 0010 = AL =32 H and CF=1, AF=1 After the execution of DAA instruction, the result is CF = 1 0011 0010 =AL =32 H AH =1 + 0110 0110 ----- 1001 1000 =AL =98 in BCD same type example for 16 bit can be considered.</p> <p style="text-align: center;">OR</p> <p>DAA instruction is used to convert the sum of two packed BCD numbers in the register AL into a correct BCD number. Example :</p> <p>MOV AL, 23H MOV BL, 47H ADD AL, BL DAA After the execution of the above instructions, the result in AL = 70H.</p>	
--	---	--



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>(iii) IDJV (NOTE: CONSIDER THE GIVEN INSTRUCTION AS IDIV): Syntax : IDIV source It divides a signed word in AX by an signed byte in source during 16/8 division. Also it is used to divide a signed double word in DX,AX by an signed word in source during 16/8 division. operation: a. if the source is byte then AL ← AL/signed 8 bit source AH ← AL MOD signed 8 bit source b. if the source is word then AX ← DX,AX/signed 16 bit source DX ← DX,AX MOD signed 16 bit source</p> <p style="text-align: center;">OR</p> <p>IDIV BL This instruction is used to divide signed word in AX register by signed byte in BL register. The quotient after division will be stored in AL register, whereas the remainder is stored in AH register.</p> <p>IDIV BX This instruction is used to divide signed double word in DX,AX register by signed word in BX register. The signed 16 bit quotient will be stored in AX register, whereas the signed 16 bit remainder is stored in AH register.</p> <p>(iv) XOR – Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word. Syntax: XOR Destination, Source Example: For 8bit data: XOR AL, BL This instruction performs Exclusive-OR bit by bit at AL with BL and the result is stored in AL.. For 16bit data: XOR AX, BX This instruction performs Exclusive-OR bit by bit word at AX with word in BX and the result is stored in AX.</p>	
--	--	--





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>c)</p> <p>Ans.</p>	<p>Draw waves for positive and negative triggering with proper labeling. Identify two situations where these triggering can be used?</p> <p><i>Note: Any additional relevant point related to triggering situation shall be considered</i></p> <div style="text-align: center;"><p>Positive-edge trigger.</p><p>Negative-edge trigger.</p></div> <ol style="list-style-type: none">1. Edge triggering can be used in flipflops as clock input.2. It is used in counters circuits.3. They can be used in shift registers4. They can be used to synchronous data.	<p>4M</p> <p><i>Diagram 2M</i></p> <p><i>Any relevant situation where triggering is used 2M</i></p>
	<p>d)</p> <p>Ans</p>	<p>Simplify $Y=F(A, B,CD)$ $= \sum m (1, 2, 8, 9, 10, 12, 13) + d(4,5)$ Using K-map and write expression</p> <p><i>Note: Solution is given considering $Y=F(A, B,CD)$ as $Y= F(A, B,C,D)$</i></p>	<p>4M</p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>• K-map representation for the given expression will be -</p> <p>To find equation (expression) -</p> <p>Group ① (QUAD) $\Rightarrow \bar{C}D$</p> <p>Group ② (QUAD) $\Rightarrow A\bar{C}$</p> <p>Group ③ (PAIR) $\Rightarrow \bar{B}C\bar{D}$</p> <p>Therefore, The Required expression is,</p> $f(A, B, C, D) = \bar{C}D + A\bar{C} + \bar{B}C\bar{D}$	<p>Correct K-map 2M</p> <p>Correct equation 2M</p>
4	a)	<p>Attempt any THREE of the following Suggest “Two instruction” for each of the following addressing modes.</p> <p>(i) Register Addressing Mode. (ii) Direct Addressing Mode (iii) Based Indexed Addressing Mode (iv) Immediate Addressing Mode.</p>	<p>12 4M</p>




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>Ans</p>	<p>i) Register Addressing Mode: a. MOV AX, CX b. AND AL, BL c. ROR AL, CL</p> <p>ii) Direct addressing mode: a. MOV AL, [3000H] b. AND AX, [8000H] c. INC [4712H]</p> <p>iii) Based indexed Addressing mode: 1. MOV AX, [BX][SI] 2. ADD AL, [BX][DI] 3. MOV AX, [BX+SI]</p> <p>iv) Immediate addressing mode: 1. MOV AL, 46H 2. MOV BX, 1234H 3. MOV DX, 0040H</p>	<p><i>Consider any two instructions, each instruction 1/2 M</i></p>
	<p>b) Ans.</p>	<p>Minimize the expression and draw logic circuit using basic gates. $F(A,B,CD) = \pi m \{0, 2, 4, 6, 7, 10, 11, 14, 15\}$ <i>Note: Solution is given considering $Y=F(A, B,CD)$ as $Y= F(A, B,C,D)$</i></p> <p>• K-Map representation for the given expression will be —</p> 	<p>4M</p> <p><i>Correct K-Map 2M</i></p>



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

			<p><i>Block diagram</i> 1M</p>																																				
		<p>1. Sequential logic circuits are those, whose output depends not only on the present value of the input but also on previous values of the input signal.</p> <p>2. Sequential circuit can be considered as combinational circuit with feedback circuit.</p> <p>3. Sequential circuit uses a memory element like flip – flops as feedback circuit in order to store past values.</p>	<p><i>Explanation</i> 1M</p>																																				
d)	Ans	<p>i) Differentiate between RISC and CISC processor (Three point) ii) Compare 8086 and 80586 (Pentium)(3 points) i) Differentiate between RISC and CISC processor (Three point)</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 5%;">Sr. No</th> <th style="width: 20%;">PARAMETER</th> <th style="width: 30%;">RISC PROCESSOR</th> <th style="width: 45%;">CISC PROCESSOR</th> </tr> </thead> <tbody> <tr> <td>1.</td> <td>Instruction set</td> <td>Few instructions</td> <td>More instructions</td> </tr> <tr> <td>2.</td> <td>Data types</td> <td>Few data types</td> <td>More data types</td> </tr> <tr> <td>3.</td> <td>Addressing mode</td> <td>Few Addressing modes</td> <td>More Addressing modes</td> </tr> <tr> <td>4.</td> <td>Registers</td> <td>Large number of general purpose registers</td> <td>Small number of general purpose registers & special purpose registers.</td> </tr> <tr> <td>5.</td> <td>Architecture type</td> <td>Load/store architecture</td> <td>No load/store architecture</td> </tr> <tr> <td>6.</td> <td>Operation</td> <td>Single- cycle</td> <td>Multi-cycle</td> </tr> <tr> <td>7.</td> <td>Design</td> <td>Hardwired control</td> <td>Micro-coded</td> </tr> <tr> <td>8.</td> <td>Instruction Set format</td> <td>Fixed length</td> <td>Variable length</td> </tr> </tbody> </table>	Sr. No	PARAMETER	RISC PROCESSOR	CISC PROCESSOR	1.	Instruction set	Few instructions	More instructions	2.	Data types	Few data types	More data types	3.	Addressing mode	Few Addressing modes	More Addressing modes	4.	Registers	Large number of general purpose registers	Small number of general purpose registers & special purpose registers.	5.	Architecture type	Load/store architecture	No load/store architecture	6.	Operation	Single- cycle	Multi-cycle	7.	Design	Hardwired control	Micro-coded	8.	Instruction Set format	Fixed length	Variable length	<p>4M</p> <p style="text-align: center;"><i>Any three points</i> 2M</p>
Sr. No	PARAMETER	RISC PROCESSOR	CISC PROCESSOR																																				
1.	Instruction set	Few instructions	More instructions																																				
2.	Data types	Few data types	More data types																																				
3.	Addressing mode	Few Addressing modes	More Addressing modes																																				
4.	Registers	Large number of general purpose registers	Small number of general purpose registers & special purpose registers.																																				
5.	Architecture type	Load/store architecture	No load/store architecture																																				
6.	Operation	Single- cycle	Multi-cycle																																				
7.	Design	Hardwired control	Micro-coded																																				
8.	Instruction Set format	Fixed length	Variable length																																				



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>ii) Compare 8086 and 80586 (Pentium)(3 points)</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="padding: 5px;">SR. NO</th> <th style="padding: 5px;">PARAMETER</th> <th style="padding: 5px;">8086</th> <th style="padding: 5px;">80586 (Pentium)</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;">1.</td> <td style="padding: 5px;">Data Bus</td> <td style="padding: 5px;">16 bit</td> <td style="padding: 5px;">64 bit</td> </tr> <tr> <td style="padding: 5px;">2</td> <td style="padding: 5px;">Address Bus</td> <td style="padding: 5px;">20 bit</td> <td style="padding: 5px;">32 bit</td> </tr> <tr> <td style="padding: 5px;">3</td> <td style="padding: 5px;">Physical memory</td> <td style="padding: 5px;">1 MB</td> <td style="padding: 5px;">4 GB</td> </tr> <tr> <td style="padding: 5px;">4</td> <td style="padding: 5px;">Register size</td> <td style="padding: 5px;">16 bit</td> <td style="padding: 5px;">32 bit</td> </tr> <tr> <td style="padding: 5px;">5</td> <td style="padding: 5px;">Voltage required</td> <td style="padding: 5px;">5 V</td> <td style="padding: 5px;">3.3 V</td> </tr> <tr> <td style="padding: 5px;">6</td> <td style="padding: 5px;">Clock type</td> <td style="padding: 5px;">1x</td> <td style="padding: 5px;">3x</td> </tr> <tr> <td style="padding: 5px;">7</td> <td style="padding: 5px;">Pipelining</td> <td style="padding: 5px;">Yes</td> <td style="padding: 5px;">Yes</td> </tr> </tbody> </table>	SR. NO	PARAMETER	8086	80586 (Pentium)	1.	Data Bus	16 bit	64 bit	2	Address Bus	20 bit	32 bit	3	Physical memory	1 MB	4 GB	4	Register size	16 bit	32 bit	5	Voltage required	5 V	3.3 V	6	Clock type	1x	3x	7	Pipelining	Yes	Yes	<p><i>Any three points</i> 2M</p>
SR. NO	PARAMETER	8086	80586 (Pentium)																															
1.	Data Bus	16 bit	64 bit																															
2	Address Bus	20 bit	32 bit																															
3	Physical memory	1 MB	4 GB																															
4	Register size	16 bit	32 bit																															
5	Voltage required	5 V	3.3 V																															
6	Clock type	1x	3x																															
7	Pipelining	Yes	Yes																															
<p>e) Ans.</p>	<p>Draw 16:1 multiplexer using 4:1 multiplexers “ONLY” with proper labels.</p> <p style="margin-left: 20px;"> S_0, S_1, S_2, S_3 } select i/p's $D_0 - D_n =$ Data i/p's. </p>	<p>4M</p> <p><i>Correct Diagram</i> 3M</p> <p><i>Proper Labeling</i> 1M</p>																																




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<pre>L1: ADD AX, [BX] JNC NEXT INC DX NEXT: INC BX INC BX LOOP L1 DIV NUM1 MOV AVG,AX MOV AH,4CH INT 21H CODE ENDS END START</pre> <p>Output AVG=6000H</p>	<p><i>Output</i> <i>1M</i></p>																									
<p>b)</p>	<p>Refer Fig No. 1 and write truth table and output “Y”, write expression at output of gates. Redraw the Fig. No. 1.”</p> <table border="1" data-bbox="509 1100 1024 1304"><caption>Truth Table</caption><thead><tr><th colspan="4">Inputs</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>Y</th></tr></thead><tbody><tr><td>O</td><td>O</td><td>O</td><td>O</td><td></td></tr><tr><td>⋮</td><td>⋮</td><td>⋮</td><td>⋮</td><td></td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td></td></tr></tbody></table> 	Inputs				Output	A	B	C	D	Y	O	O	O	O		⋮	⋮	⋮	⋮		1	1	1	1		<p>6M</p>
Inputs				Output																							
A	B	C	D	Y																							
O	O	O	O																								
⋮	⋮	⋮	⋮																								
1	1	1	1																								



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

<p>c) Ans.</p>	<p>Draw minimum mode configuration of 8086 and explain the function of each block.</p> <p>When $MN/\overline{MX} = 1$ or connected to $+V_{CC}$ as shown in the figure, the 8086 microprocessor operates in minimum mode system.</p> <ul style="list-style-type: none">• In this mode, the microprocessor chip itself gives out all the control signals. This is a single processor mode.• The 8284 clock generator in the system is used to generate the CLK and to synchronize some external signals with the system clock. It is also used to generate RESET and READY signal through wait state generator.• Three 8282 address latches are used for separating the valid address from the multiplexed address/data signals and the controlled by the ALE signal generated by 8086.• Two 8286 Transceivers are the bi-directional buffers. They are required to separate the valid data from the time multiplexed address/data signal. This is controlled by two signals, DEN & DT/\overline{R}.	<p>6M <i>Diagram</i> 3M <i>Explanation</i> 3M</p>
--------------------	---	--



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

6	a) Ans	<p>Attempt any <u>TWO</u> of the following: Draw architectural block diagram of 8086 microprocessor and describe the function of each block. <i>Note: Any other relevant diagram shall be considered.</i></p> <p>Internal architecture of Intel 8086: Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20-bit address bus. The internal architecture of Intel 8086 is divided into two units, 1. Bus Interface Unit (BIU) 2. Execution Unit (EU).</p> <p>Bus Interface Unit (BIU) Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface.</p> <p>Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU).</p> <p>Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register.</p> <p>Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit.</p> <p>2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. General purpose register unit: All general registers of the 8086 microprocessor can be used for arithmetic and logic operations. The general registers are: Accumulator register AL (8 bit), AX (AL & AH for 16 bit), Base register, Count register, Data register , Stack Pointer (SP), Base Pointer (BP), Source Index (SI), Destination Index (DI). Flags: is a 16-bit register containing 9 1-bit flags: Overflow Flag</p>	12 6M <i>Explanation of blocks</i> 3M
---	---------------	--	--



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323


	<p>(OF), Direction Flag (DF), Interrupt-enable Flag (IF), Single-step Flag (TF), Sign Flag (SF), Zero Flag (ZF), Auxiliary carry Flag (AF), Parity Flag (PF), Carry Flag (CF).</p> <div style="text-align: center;"> </div>	<p><i>Block Diagram 3M</i></p>
<p>b)</p> <p>Ans.</p>	<p>Design full adder using K-MAP and draw logic circuit using basic gates and write truth table.</p> <p><i>Note : In logic diagram, instead of basic gates, Exclusive –OR (EXOR) gates shall be considered.</i></p> <p>Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C_{in}. The output carry is designated as C_{out} and the normal output is designated as S which is SUM. A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to the another.</p>	<p>6M</p>



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323



Truth Table

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table
2M

Based on the truth table, the Boolean functions for Sum (S) and Carry – out (C_{out}) can be derived using K – Map.

For Sum S :

	BC _{IN}	00	01	11	10
0		0	1	0	1
1		1	0	1	0



WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

The simplified equation for sum is
 $S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$
 $= A \oplus B \oplus C_{in}$

For Carry – out (C_{out}) :


	BC _{IN}	00	01	11	10
A	0	0	0	1	0
	1	0	1	1	1

K map design
2M

The simplified equation for C_{out} is

$$C_{out} = AB + AC_{in} + BC_{in}$$

Logic Circuit Diagram



Logic diagram
2M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	c) Ans	<p>Write an assembly language program to find the largest number from an array of a 10 numbers. Assume suitable data. <i>Note: Either 8bit or 16bit data shall be considered.</i></p> <pre>DATA SEGMENT ARR DB 1,4,2,3,9,8,6,7,5,10 LN DW 10 L DB ? DATA ENDS CODE SEGMENT ASSUME DS:DATA, CS:CODE START: MOV AX,DATA MOV DS,AX LEA SI,ARR MOV AL,ARR[SI] MOV L,AL MOV CX,LN REPEAT: MOV AL,ARR[SI] CMP L,AL JG NOCHANGE (or JNC NOCHANGE) MOV L,AL NOCHANGE: INC SI LOOP REPEAT MOV AH,4CH INT 21H CODE ENDS END START</pre>	6M <i>Correct logic 3M</i> <i>Correct Instructi ons 3M</i>
--	---------------	---	--