

# V2V EDTECH LLP

Online Coaching at an Affordable Price.

# **OUR SERVICES:**

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT/CS
- Professional Courses
- +91 93260 50669
- **► V2V EdTech LLP**
- w2vedtech.com
- o v2vedtech

#### MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION



(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

22423

**Subject Code: 22423** 

#### **MODEL ANSWER**

#### **SUMMER-19 EXAMINATION**

# **Subject Title: Linear Integrated Circuits**

# **Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1		Attempt any Five :	10-Total Marks
	a)	State ideal value of given parameters for Op-Amp IC 741:	2M
		(i) Slew rate	
		(ii) SVRR	



	(iii) Input bias current	
	(iv) Gain bandwidth product.	
Ans:	The ideal value of given parameters for Op-Amp IC 741 is given by:	(Each value ½
	i) Slew rate= ∞	mark)
	(ii)SVRR= 0	
	(iii)Input bias current= 0	
	(iv)Gain bandwidth product=∞	
<b>b</b> )	Draw circuit diagram of OP- AMP based basic differentiator.	2M
Ans:	Circuit diagram of differentiator:-	1M
	$V_{in} \otimes \overline{V_{in}} \otimes V_{in$	labeling 1M
c)	State the merits of active filter over passive filter.	2M
Ans:	<ol> <li>Merits of active filter over passive filter are:         <ol> <li>Less cost due to the variety of cheaper op-amp and absence of costly inductors.</li> <li>Gain and frequency adjustment flexibility since the op-amp is able to providing gain; the input signal is not attenuated as in case of passive filters.</li> <li>Active filter is easier to tune or adjust as compare to passive filters.</li> <li>No loading problem because active filter provides excellent isolation between individual stages due to high input impedance.</li> <li>Active filters are small in size and less bulky (due to absence of "L") and rugged.</li> <li>Non floating input and output.</li> </ol> </li> </ol>	(Any two merits 1 Mari each)
d)	Define following terms related with filter:  (i) Roll off Rate  (ii) Pass band	2M




# MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

	Ans:	(i) Roll off Rate:	
		The rate at which gain falls off rapidly in stop band is called Roll off rate	1M each
		(ii) Pass band:	
	`	A pass band is the range of frequencies that can pass through a filter.	
	e)	State the function of IC 555.	2M
	Ans:	The 555 timer IC is an integrated circuit (chip) used in a variety of timer, pulse generation,	Any 2
		and oscillator applications. The 555 can be used to provide time delays, as an oscillator, and as a flip-flop element.	1M each
	f)	Give classification of filter based on components used.	2M
	Ans:	Classification of filter based on components used are:	1 M
		1. Active filters(components such as transistor, OP-AMP)	each
		2. Passive filters(components such as R,L,C)	
	<b>g</b> )	Define order of filter with suitable example.	2M
	Ans:	Order of the filter:-	1M
		It depends on the rate at which filter's gain decreases or increases after or before cut off frequency.	
		For example:	1M
		1. If gain of the filter is reduced by -20 dB / decade or increases by +20 dB / decade then	
		the filter is of 1 <sup>st</sup> order.	
		2. If gain of the filter is reduced by -40 dB / decade or increases by +40 db / decade then	
		the filter is of 2 <sup>nd</sup> order and so on.	
Q 2		Attempt any Three:	12M
	<b>a</b> )	Draw pin diagram of IC 741 and state the function of each pin.	4M
			4M
	Ans:		







#### (ISO/IEC - 27001 - 2005 Certified)




Fig: Wein bridge oscillator using OP-AMP


# **Explanation:-**

- The feedback signal in this oscillator circuit is connected to the non-inverting input terminal so that the op-amp works as a non-inverting amplifier.
- The condition of zero phase shift around the circuit is achieved by balancing the bridge, zero phase shift is essential for sustained oscillations.
- The frequency of oscillation is the resonant frequency of the balanced bridge and is given by the expression fo =  $1/2\pi RC$
- At resonant frequency (fo), the inverting and non-inverting input voltages will be equal and "in-phase" so that the negative feedback signal will be cancelled out by the positive feedback causing the circuit to oscillate.
- From the analysis of the circuit, it can be seen that the feedback factor  $\beta$ = 1/3 at the frequency of oscillation. Therefore for sustained oscillation, the amplifier must have a gain of 3 so that the loop gain becomes unity.
- For an inverting amplifier the gain is set by the feedback resistor network  $R_f$  and  $R_i$  and is given as the ratio  $-R_f/R_i$ .


# c) Describe the operation of FM Demodulator using PLL with block diagram.

# **4M**

#### Ans: | (Any one Diagram 2 M, Explanation 2 M)










		$V_{0} = V_{0} - V_{0}$ $V_{0} = V_{0} + V_{0}$ $V_{0} = V_{0}$ $V_{0} = V_{0}$ $V_{0} = V_{0}$	
Q.3		Attempt any three:	16M
	a)	Explain virtual ground concept of an op-amp.	4M
	Ans:	Virtual ground is a concept related to the negative feedback in an op amp.	2 M
		VI)  VEE  VOC  VOC  VOC  VOC  VOC  VOC  VOC	
		Explanation of Virtual ground concept:- In circuit point $V_A$ is virtual ground. Figure shows inverting amplifier using op-amp. In this circuit non-inverting terminal is connected to the actual ground. Due to this potential of inverting terminal become zero. Thus, inverting terminal is not actually connected to the ground. There after its potential is zero. Thus point $V_A$ is known as virtual ground point. This phenomenon of having zero potential without actually grounding is known as virtual ground concept.	2M
	<b>b</b> )	Draw the circuit diagram of logarithmic amplifier using diodes and obtain the expression for its output voltage.	4M

(ISO/IEC - 27001 - 2005 Certified)

Ans: (Diagram = 2M & Derivation=2M)

<u>2M</u>

2M



(NOTE: Any related other Derivation can be considered)

The expression for the current passing through diode is always given by,

$$I_F = I_O \left( e^{\frac{V_F}{V_T \eta}} - 1 \right)$$

Where,

**Derivation:-**

 $I_F = Feedback current through diode$ 

 $I_O = Reverse saturation current$ 

 $V_F = Forwardvoltagedrop$ 

 $\Pi$  = constant i.e. 1 for Ge& 2 for Si

$$V_T = \frac{KT}{q}$$

 $K = Boltzmann's constant = 1.38 * 10^{-23}$ 

T = Temperature in Kelvin [273K = 0°C]

 $q = Electric charge = 1.692*10^{-19} C$ 

As 
$$e^{\frac{V_F}{V_T\eta}} \gg 1$$

$$\therefore I_F = I_O\left(e^{\frac{V_F}{V_T\eta}}\right)$$

#### (ISO/IEC - 27001 - 2005 Certified)

	(ISO/IEC - 27001 - 2005 Certified)	
Ī	$I_F = \left( \frac{V_F}{2V_{TD}} \right)$	
	$rac{I_F}{I_O} = \left(e^{rac{V_F}{V_T \eta}} ight)$	
	Taking natural log on both side,	
	$log_e\left(e^{rac{V_F}{V_T\eta}} ight) = \ log_e\left(rac{I_F}{I_O} ight)$	
	$rac{V_F}{\eta V_T} log_e e = log_e \left(rac{I_F}{I_O} ight)$	
	As $log_e e = 1$	
	$V_F = \eta V_T log_e \left(\frac{I_F}{I_O}\right) \dots (1)$	
	Now from figure,	
	$V_F = V_B - V_O$	
	$V_F = -V_O$ (Since $V_B = 0$ from virtual ground concept)	
	$-V_F = V_O$	
	Now apply KCL at node B,	
	$I_1 = I_B + I_F$	
	$\therefore I_1 = I_F$	
	$\therefore \frac{V_i - V_B}{R_i} = I_F$	
	$\frac{1}{R_i} - I_F$	

 $\label{eq:loss_equation} \therefore I_F = \frac{V_i}{R_i} (\text{Since } V_B = 0 \; from virtual ground concept})$ 

$$V_O = -\eta V_T log_e \left(\frac{V_i}{R_i I_O}\right)$$




# MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

c)	Sketch a second order low-pass butter worth filter with higher cut-off frequency of 1.6 kHz and voltage gain of 1.586.	
Ans:	Given data:	
	$F_{H} = 1.6KHz$	
	$A_V = 1.586$	
	Solution:	
	Let $C_1 = C_2 = 0.005 \mu F$	2M
	(NOTE: Any assumed values can be consider and accordingly Calculations changes.)	
	$R_1 = R_2 = \frac{1}{2\pi F_H C} = \frac{1}{2\pi 1.6K \ 0.005\mu} = 19.89 \text{K}\Omega$ '/2 M formula & ½ calculation	
	$\mathbf{A}_{\mathrm{V}} = 1 + \frac{R_F}{R_i} \qquad \qquad \mathbf{1/2} \mathbf{M}$	
	$1.586 = 1 + \frac{R_F}{R_i}$	
	$\frac{R_F}{R_i} = 0.586$	
	$R_F = 0.586 R_i$	
	Let, $R_i = 19.89K\Omega$	
	$R_F = 11.655K\Omega$	
	Designed Circuit:	2M









a)	Identify the following waveforms. Label the circuit name and draw the circuit diagram for the same (Refer Fig.No.1).	4M
	Vin  Vutp  VLTP  Vo  +Vsat  Fig. No. 1	
Ans:	Identification:	2N
	The circuit which provides given Waveforms is <b>Schmitt Trigger using Op-amp.</b>	
	Circuit Diagram:	2M
	$V_{in}$ $Q$	
<b>b</b> )	What is the use of level shifter stage? Draw its circuit diagram.	4M
Ans:	Use of level shifter stage: Level shifting stage is used to bring the dc level to zero volts w. r. t. ground. Op-amp is a direct coupled amplifier, So when input is zero or at ground potential, the output of op-amp will be at some positive DC level which is an error voltage called as offset voltage. So in order to pull this o/p DC offset voltage to zero, the DC level shifter is	2M
	used.	2M
	Circuit Diagram:	
















a)	IfR <sub>1</sub> =47 $\Omega$ ,R <sub>2</sub> =27k $\Omega$ ,V <sub>out</sub> =0.5 V <sub>pp</sub> square wave for op-amp based inverting Schmitt trigger circuit with supply voltage $\pm$ 15V .Determine threshold voltages V <sub>UTP</sub> , V <sub>LTP</sub> and hysteresis voltage VH. For 741 maximum output voltage swing is $\pm$ 14V.	6M
Ans:	Given data:- $R_1$ =47 $\Omega$ , $R_2$ =27k $\Omega$ Vout =0.5Vpp Vsat = ±14V	2M eac
	For an inverting Schmitt Trigger	
	$V_{in}$ $+$ $V_{o}$ $+$ $R_{1}$ $\downarrow$ $R_{2}$ $\downarrow$ $\downarrow$ $\downarrow$	
	(Diagram is Optional)	
	Note: - The labeling of $R_1$ & $R_2$ Can be interchanged in the configuration so the formula is changed for calculating UTP & LTP.	
	<b>Upper Threshold Voltage V</b> <sub>UTP</sub> = $(R_1/R_1+R_2) * +V$ sat	
	$= (47/47 + 27*10^3) * 14$	
	= 0.02433V OR 24.33mV	
	OR	
	<b>Upper Threshold Voltage V</b> <sub>UTP</sub> = $(R_2/R_1+R_2)$ * +V sat	
	$= (27/47 + 27*10^3) * 14$	
	= 13.97V	
	<b>Lower Threshold Voltage</b> $V_{LTP} = (R_1/R_1+R_2) * -Vsat$	
	$= (47/47 + 27*10^3) *(-14)$	
	= -0.02433V OR -24.33mV	
	OR	

(ISO/IEC - 27001 - 2005 Certified)

**Lower Threshold Voltage V**<sub>LTP</sub> =  $(R_2/R_1+R_2)$  \* -Vsat

 $= (27/47 + 27*10^3) *(-14)$ 

= -13.97 mV

**Hysteresis Voltage** =  $V_{UTP}$  -  $V_{LTP}$ 

= 24.33 - (-24.33) mV

= 48.66 mV

OR


**Hysteresis Voltage** =  $V_{UTP}$  -  $V_{LTP}$ 

= 13.97 - (-13.97)V

**6M** 

= 27.94V

Identify and draw the op- amp based filter circuit to fulfill the following frequency response.






Ans:	The given frequency response is of first order butter worth high pass filter	2M
	Circuit diagram of first order butter worth high pass filter:-	4M
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
c)	Explain working of op-amp as an instrumentation amplifier with neat diagram.	6M
Ans:	Circuit diagram of Instrumentation amplifier:-	3M
	Explanation:-    Fig: Instrumentation amplifier using three Op- Amp	3M
	1. The high impedance instrumentation amplifier using cross coupled difference amplifiers is as shown in fig.	
	2. $A_1$ and $A_2$ in Figure are basically non inverting amplifiers with their inverting (-) terminal connected to resistors $R_2$ instead of connecting it to ground.	
	3. As the input impedance of all OP- AMP's used in assumed to be infinite their input	
	current is zero. Therefore current flowing through the resistors R1, R2 and R3 is same i.e.	




	Av = \[ \begin{aligned} Av = \left( 1 + \frac{2R1}{R2} \right) \] \( \frac{R4}{R3} \)  5. Hence by using a variable resistor R <sub>2</sub> the overall gain can be easily and linearly varied.  6. The output is then given by \[ Vo = Av * (V_1 - V_2) \]	
Q.6	Attempt any TWO:	12M
a)	Draw the designed circuit for getting output voltage $V_o \! = \left( V_a + V_b + V_c \right) /  3 \mbox{ and suggest modifications for converting into scaling amplifier}.$	6M
Ans:	Diagram:- $R_{1}  V_{2}  R_{F}$ $+V_{0}  V_{0} = \left(1 + \frac{R_{F}}{R_{1}}\right)\left(\frac{V_{0} + V_{0} + V_{0}}{3}\right)$ $+V_{0}  R_{1F} \cong R_{1}  \frac{AR_{1}}{R_{1} + R_{F}}$	2M
	<b>Explanation:</b> The output voltage is equal to the average of all the input voltages times the gain of the circuit $(1+Rf/R1)$ hence the averaging amplifier. If gain $(1+Rf/R1) = 1$ then the output voltage will be equal to average of all the input voltages.	2M
	$Vo = \frac{Va + Vb + Vc}{3}$ Modification to convert averaging amplifier into the Scaling amplifier:- This can be accomplished by selecting the value of three input resistors of different value thus the output voltage of scaling amplifier is $Vo = (R_f/R_a*V_a + R_f/R_b*V_b + R_f/R_c*V_c)$	2M
	$Vo = (R_f / R_a * V_a + R_f / R_b * V_b + R_f / R_c * V_c)$ Where	







(ISO/IEC - 27001 - 2005 Certified)



3M

# Working:-


indow detector uses two comparators  $C_1$  and  $C_2$ . The reference voltage of inverting comparator  $C_1$  is  $V_{UTP}$  and the reference voltage of the non inverting comparator  $C_2$  is  $V_{LTP}$ . Assume  $V_{LTP} < V_{UTP}$ .

When  $Vin < V_{LTP} (V_L)$ then the differential voltage of  $C_2$  is negative. Hence output of  $C_2$  is low. Vin is also less than  $V_{UTP}$ . Hence output of  $C_1$  is high and output Vo of gate is low.

II: When  $Vin > V_{UTP}(V_H)$ , then the differential input voltage of  $C_2$  is high. The differential input voltage of  $C_1$  is negative. The differential input voltage of  $C_1$  is negative. output of  $C_1$  is low and output Vo of AND gate is low.

**II**: When  $V_{LTP} < V_{UTP}$ , OR  $V_{L} < V_{UTP}$  the differential input voltage of  $C_1$  and  $C_2$  is positive and output is high. The output of AND gate is high.

forms:-



**1M** 



	ass band gain of two. Draw the designed circuit.	
Ans:	Given data: Pass band gain $(A_f) = 2$ ; Cut-off Frequency $(fc) = 2 \text{ kHz}$ ;	
	Calculations:	4M
	(NOTE:- The assumption of any value will be considered. According to that calculated final answer will change.)	
	Pass band Gain (Af) is given by the formula:	
	$A_f = 1 + R_F / R_1$ (1M)	
	Here $A_F = 2$	
	Therefore $2=1+R_F/R_1$ (1M)	
	So, $1 = R_F / R_1$	
	Therefore, $R_F = R_1$	
	Let $R_F = 10k\Omega$ ,	
	Therefore $\mathbf{R}_1 = 10\mathbf{k}\Omega$ (1M)	
	Assume $C = 0.01 \mu F$	
	But $Fc = 1/2\pi RC$	
	But Fc= 2kHz Therefore 2 kHz= 1/2=BC	
	Therefore, $2 \text{ kHz} = 1/2\pi RC$ $R = 1/2\pi \times 2 \times 10^3 \times 0.01 \times 10^{-6}$	
	Therefore, $R = 7.96 \text{ k}\Omega$ (1M)	
	Designed circuit:-	2M
	R=10K2 R=10K2	
	+ Vec	
	R=7.96K2	
	TV-VEE	
	C Vin C	
	=0.0146	
	Hystersis Voltage Yavi = Votes Tes	



#### MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous)