

# V2V EDTECH LLP

Online Coaching at an Affordable Price.

# **OUR SERVICES:**

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT/CS
- Professional Courses
- +91 93260 50669
  v2vedtech.com
- V2V EdTech LLPv2vedtech





#### WINTER – 2022 EXAMINATION Model Answer

**Subject Name:** Linear Integrated Circuits.

Subject Code:

22423

#### Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

Q. N.	Sub Q.N	Answer	Marking Scheme
1.		Attempt any Five of the following	10 M
	a)	Define Input offset voltage and Input bias current.	2M
	Ans	Inputs offset voltage:         A small input voltage is required to be applied to an OpAmp in order to make its output zero called as Inputs offset voltage         Input bias current:         It is defined as the average of the currents flowing into the two input terminals of the OpAmp         Ib= <u>Ib1+Ib2</u> 2	1 Mark for each definition
	b)	Draw the circuit diagram of voltage follower.	2M



<u>Subje</u>	ct Nan	ne: Linear Integrated Circuits. Subject Code:	22423	
	Ans		2 Mark fo correct diagram	or
	c)	Draw pin diagram of IC 565.	2M	
	Ans	-V 1 INPUT 2 INPUT 3 VCO OUTPUT 4 PHASE COMPARATOR 5 VCO INTPUT REFERENCE 8 OUTPUT DEMODULATED 7 OUTPUT DEMODULATED 7 14-Pin DIP Package	2 Mark fo correct p name	or in
	<b>d</b> )	Define cutoff frequency and passband.	2M	
	Ans	<ol> <li>1) Cutoff frequency:         <ol> <li>It is the range of frequency over which stop band and pass band separated</li> <li>OR</li> <li>Cutoff frequency:                 The voltage gain at -3db frequency is 0.707 times or 70.7% of the maximum gain.             </li> <li>Passband:                 It is the band or range of frequencies which allowed to pass through to the output by the filter without any attenuation         </li> </ol></li></ol>	1 Mark fo each definatio	or n
	<b>e</b> )	List two applications of IC LM324.	2M	
	Ans	LM324 is applicable for the 1. Oscillators 2. Amplifiers	1 Mark f each applicatio	or
		Page No: _	/ N	



<u>Subje</u>	ct Nam	ne: Linear Integrated Circuits. Subject Code:	22423
		<ul><li>3. Rectifiers</li><li>4. Comparators</li></ul>	(any two)
	f)	Draw circuit diagram of I to V converter.	2M
	Ans	$V_{2} \qquad R_{F}$ $i_{in} \qquad I_{B2} \cong 0 \qquad \downarrow \qquad$	2 Mark for correct diagram
	g)	State two merits of active filters over passive filters.	2M
	Ans	Merits 1) Flexibility in gain and frequency adjustment. 2)No loading problem 3) Low cost 4) No insertion loss 5) pass band gain 6) Small component size 7) Use of inductor can be avoided	1 Mark each merit (any two)
2.		Attempt Any THREE of the following	12M
	a)	Describe the operation of PLL as FM demodulator.	4 <b>M</b>



<u>Subje</u>	<u>et Nam</u>	e: Linear Integrated Circuits. <u>Subject Code:</u> 2	2423	
	Ans	FM input Phase detector Low pass filter Amplifier output detector controlled oscillator PLL FM demodulator circuit Operation : • The FM signal which is to be demodulated is applied at input of the PLL.	2M for circuit diagram 2M for operation	ı
	b)	<ul> <li>As the PLL is locked to the FM signal, the VCO starts tracking the instantaneous frequency in the FM input signal.</li> <li>The error voltage produced at the output of the amplifier is proportional to the deviation of input frequency from the center frequency of FM. Thus the AC component of the error voltage represent the modulating signal. Thus at the error amplifier output we get demodulated output</li> <li>The FM demodulator using PLL ensures a highly linear relationship, between the instantaneous input frequency and VCO control voltage (error amplifier output)</li> </ul>	<b>4</b> M	
	Ans	Given: cutoff frequency (Fc) = 15 kHz passband gain = 2. Avf = 2, fc= 15kHz Avf = $(1+R_F/R_1)$ $2 = (1+R_F/R_1)$ Thus, $R_F/R_1 = 1$ Assume $R_F = 10K\Omega$ $R_F = R_1 = 10K\Omega$	1 M for Sketch 1 M calculatio of Rf and R1. 1 M for calculatio of R.	on I on



<u>Subject Nar</u>	ne: Linear Integrated Circuits.	<u>Subject Code:</u>	22423	
	Assume $C = 0.001 \text{ Mf}$ . But $f_C = \frac{1}{2\pi RC} = \frac{1}{2\pi \times R \times 0}$ $\therefore R = \frac{1}{2\pi \times 15 \times 10 \times 0.001 \times 10}$ $\therefore R = 10.60 \text{ K}\Omega$ RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RI RF RF RI RI RI RF RI RI RI RI RI RI RI RI RI RI	001×106 56 4.2- 4.	1 M for calculat of C	ion
c)	In op-amp based Schmitt trigger, $R_2 = 200\Omega$ , $R_1 = 50\Omega$ , Vin sinewave, saturation voltage = ± is v. Determine threshold $V_{LTP}$ .	$= 500 \text{ mV}_{\text{pp}}$ Voltage V <sub>UTP</sub> ,	4M	
Ans	$V_{UTP} = \frac{R_2}{(R_1 + R_2)} \times (+Vsat)$ $= \frac{200}{(50 + 200)} \times (+15)$ $= 0.8 \times (+15)$ $V_{UTP} = + 12V$ $V_{LTP} = \frac{R_2}{(R_1 + R_2)} \times (-Vsat)$ $= \frac{200}{(50 + 200)} \times (-15)$ $= 0.8 \times (-15)$ $V_{LTP} = - 12V$		2 Mark UTP an 2Mark LTP	for d for



<u>Subje</u>	<u>ct Nam</u>	e: Linear Integrated Circuits. Subject Code:	22423	
	d)	Draw ideal and practical voltage transfer curve of op-amp.	<b>4</b> M	
	Ans	a) practical voltage transfer curve $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{cc}$ $v_{p}-v_{N}$ $v_{p}-v_{N}$ $v_{p}-v_{N}$ $v_{cc}$ $v_{p}-v_{N}$ $v_{cc}$ $v_{p}-v_{N}$	2 M ead	<b>h</b>
Q.3		Attempt any THREE of the following.	12 M	
	a)	Draw block diagram of OPAMP and state function of each block.	<b>4M</b>	
	Ans	Noninverting input Input stage Inverting input Dual-input, balanced-output differential amplifier Block diagram of OP- AMP	2M Bloc diagram Explana n of 4 blocks 1 M each block	k , tio /2
		<ul> <li>Explanation:</li> <li>Input stage: It is the dual input, balanced output differential amplifier. This stage generally provides most of the voltage gain of the amplifier and also establishes the input resistance of the op-amp.</li> <li>Intermediate stage: It is usually another differential amplifier, which is driven by the output of the first stage. In most amplifiers, the intermediate stage is dual input and unbalanced(single-ended) output. Because direct coupling is used, the dc voltage at the output of the intermediate stage as well above ground potential.</li> <li>Level translator: It is used after the intermediate stage to shift the dc level at the output of the intermediate stage downward to zero volts with respect to the ground.</li> <li>Output stage: The final output stage is usually a push-pull complementary amplifier output stage. The output stage increases the output voltage swing and raises the current-supplying capability of the op-amp. It also provides low output resistance.</li> </ul>		



<u>Subjec</u>	<u>et Nam</u>	e: Linear Integrated Circuits. Subject Code:	2423		
	b)	Draw the circuit of basic differentiator and derive output expression	4M		
	Ans	Circuit diagram of Differentiator:	Diagran 2M, Derivati 2M	ı on	
		$\begin{array}{c} \operatorname{Vin} & \operatorname{V} \\ \downarrow \\ = & \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$			
		<b>Derivation of output expression :</b> When the input is a positive-going voltage, a current I flows into the capacitor C1, as shown in the figure. Since the current flowing into the op-amp's internal circuit is zero, effectively all of the current "I "flows through the resistor Rf. The output voltage is,			
		$V_{out} = -(I * Rf)$			
		Here, this output voltage is directly proportional to the rate of change of the input voltage. From the figure, node 'X' is virtually grounded and node 'Y' is also at ground potential i.e.,			
	$\mathbf{V}_{\mathrm{X}} = \mathbf{V}_{\mathrm{Y}} = 0 \; .$				
		From the input side, the current I can be given as:			
		$\mathbf{I} = \mathbf{C}_1 \left\{ \mathbf{d}(\mathbf{V}_{in} - \mathbf{V}_x) / \mathbf{dt} \right\} = \mathbf{C}_1 \left\{ \mathbf{d}(\mathbf{V}_{in}) / \mathbf{dt} \right\}$			
		From the output side, the current I is given as:			
		$\mathbf{I} = -\{(\mathbf{Vout} - \mathbf{V}_x) / \mathbf{R}_f\} = -\{\mathbf{Vout} / \mathbf{R}_f\}$			
		Equating the above two equations of current we get:			
		$C_1 \{ d(V_{in}) / dt \} = -V_{out} / R_f$			
		$\mathbf{V}_{0\mathbf{u}\mathbf{t}} = -\mathbf{C}_{1} \mathbf{R} \mathbf{f} \left\{ \mathbf{d}(\mathbf{V}_{\mathbf{i}\mathbf{n}}) \ / \ \mathbf{d}\mathbf{t} \right\}$			
		Above equation indicates that the output is $C_1$ Rf times the differentiation of the input voltage. The product $C_1$ Rf is called as the RC time constant of the differentiator circuit. The negative sign indicates the output is out of phase by 180° with respect to the input.			
	c)	Draw a neat circuit diagram of analog divider using log- antilog amplifiers and explain its operation.	4M		







<u>Subje</u>	Subject Name:       Linear Integrated Circuits.       Subject Code:					22423	
	Ans	The response shown is of the second order high pass filter Second order High pass filter circuit: $ \begin{array}{c}  & & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ $					cati ter M n
Q.4		Attemp	t Any THRE	E of the following		12M	
	a)	Compare	Compare open loop and closed loop configuration.			<b>4M</b>	
	Ans	Sr. Pa No	arameters	Open loop	Closed Loop	Any 4 param 1M eau	eter ch
		1 Fe	edback	No feedback is used.	Positive or negative feedback is used		
		2 In	put resistance	Very high	Depends on the circuit		
		<b>3</b> Ou	utput resistance	Low	Very low		
		4 Ba	ndwidth	Bandwidth is low	Bandwidth is high		
		5 Ga	ain	Voltage gain is very high	Voltage gain is low as compared to open loop		
		6 AI	oplication	Comparator ,zero crossing detector	It is used in linear amplifier, oscillator etc		
	b)	Explain t	the procedure (	to null the offset volt	age with appropriate diagrams.	<b>4M</b>	



<u>Subjec</u>	<u>ct Nam</u>	ne: Linear Integrated Circuits. Subject Code:	22423	
	Ans	R <sub>1</sub>	Diagra 2M, Explan on 2M	m ati
		Explanation:		
		<ol> <li>To make output voltage zero, input voltage should be zero, but we get minimum (less) output voltage called output offset voltage due to the presence of input offset at the input side.</li> <li>This input offset voltage is present even when, both the input terminals are grounded.</li> <li>Hence, a technique is used to make output offset voltage zero. This technique is called as offset nulling technique.</li> </ol>		
		In this technique, a 10 k $\Omega$ potentiometer is connected between the offset null pins of IC74I i.e. pin no. 1 and pin. 5 and the wiper of potentiometer is connected to pin no. 4 (i.eVEE ).		
		The wiper of the potentiometer is varied in such a way that input offset voltage becomes zero.		
		Once input becomes zero, then output offset voltage also becomes zero. Thus, the op-amp is said to be nulled or balanced.		
	<b>c)</b>	Design the circuit to get the output voltage. $V_0 = 3V_1 + 2V_2$ where $V_1$ and $V_2$ are input voltages.	<b>4</b> M	

Г







<u>Subje</u>	ct Nam	ne: Linear Integrated Circuits. Subject Code:	22423
	Ans	Explanation: R-C phase shift oscillator using op-amp uses an op-amp in inverting amplifier mode. Thus it introduces the phase shift of 180° between input and output. The feedback network consists of 3-RC sections each producing 60° phase shift. Such an RC phase shift oscillator using op-amp is shown in Figure. The output of the amplifier is given to the feedback network. The output of the feedback network drives the amplifier. The total phase shift around a loop is 180° of the amplifier and 180° due to 3-RC section, thus 360°. This satisfies the required condition for positive feedback and circuit works as an oscillator.	
	e)	Explain the working of astable multi-vibrator using IC 555.	4M
	Ans ·	Circuit diagram:	Diagram 2M ,
		$\frac{2}{3} \sqrt{c} + \sqrt{c} +$	Explanati on 2M, waveform optional



<u>Subje</u>	<u>ct Nam</u>	ne: Linear Integrated Circuits. Subject Code:	22423
		During each cycle capacitor, C charges up through both timing resistors, $R_1$ and $R_2$ but discharges itself only through resistor, $R_2$ as the other side of $R_2$ is connected to the <i>discharge</i> terminal, pin 7.	
		Then the capacitor charges up to $2/3$ Vcc (the upper comparator limit) which is determined by the $0.693(R_1+R_2)C$ combination and discharges itself down to $1/3$ Vcc (the lower comparator limit) determined by the $0.693(R_2*C)$ combination.	
		This results in an output waveform whose voltage level is approximately equal to Vcc $-$ 1.5V and whose output "ON" and "OFF" time periods are determined by the capacitor and resistors combinations.	
		The individual times required to complete one charge and discharge cycle of the output is therefore given as:	
		$t_1 = 0.693(R_1 + R_2)C \& t_2 = 0.693(R_2 * C)$	
		Where, R is in $\Omega$ and C in Farads.	
		When connected as an astable multivibrator, the output from the <b>555 Oscillator</b> will continue indefinitely charging and discharging between 2/3Vcc and 1/3Vcc until the power supply is removed.	
Q.5		Attempt any TWO of the following:	12M
	a)	Draw a circuit diagram of V-I converter of floating load. Derive expression for its output. List any two applications.	6M
	Ans	Figure :Voltage to Current converter with floating load	2M Diagram 2M Expression for output 2M Application s
		Figure : voltage to Current converter with hoating load	

Г



Subject Nan	ne: Linear Integrated Circuits. Subject Code:	22423	
	Writing KVL for the input loop,		
	Voltage $V_{id}=V_f$ and $I_B=0$ , $vi=R_Li_0$ = where = $i_0=v_i/R_L$		
	From the figure 2.2.1 input voltage Vin is converted into output current of $V_{in}/R_L$ [V <sub>in</sub> ->		
	$i_0$ ]. In other words, input volt appears across $R_1$ . If $R_L$ is a precision resistor, the output		
	current		
	$(i_0 = V_{in}/R_1)$ will be precisely fixed		
	Applications :		
	1. Low voltage ac and dc voltmeters		
	2. Diode match finders		
	3. LED and Zener diode testers.		
b)	Sketch input and output waveform for 2V peak to peak size wave for Inverting ZCD and active Integrator.	6M	
Ans	$V_{n}$	3M each correct input an output wavefor	n for nd ·m
	Fig: (a) ZCD Circuit (b)Input and Output waveforms		
	$V_{in}^{(1)}$ $V_{m}$		



<u>Subje</u>	<u>ct Nan</u>	ne: Linear Integrated Circuits. Subject Code:	22423	
	c)	Design second order high pass Butterworth filter with higher cutoff frequency of 1.5 kHz. Draw circuit with component values.	6M	
	Ans	Given Data :- cut off freq (fL) = 1.5 kHz. Sol <sup>2</sup> - let $P_2 = R_3 = R$ $c_2 = c_3 = C = 0.1  \text{LF}$ or (any other value $r_2 = c_3 = C = 0.1  \text{LF}$ or (any other value $r_2 = c_3 = C = 0.1  \text{LF}$ or (any other value $r_2 = c_3 = C = 0.1  \text{LF}$ or (any other value $r_2 = c_3 = C = 0.1  \text{LF}$ or (any other value $r_2 = c_3 = 0.1  \text{LF}$ or $1.4  \text{F}$ or $1.4  \text{F}$ or $1.4  \text{F}$ or $1.4  \text{F}$ of $1.4  \text{F}$ $r_3 = 1061 \cdot 0.32  \text{JZ}$ . Since $A_{VF} = 1 + \frac{R_F}{R_1} = 1.586$ $r_2 = R_1 = 10  \text{kg}$ . $r_1 = 10  \text{kg}$ . Hence the designed circuit Component Values are $c_2 = c_3 = 0.1  \text{Aff}$ $R_1 = 10  \text{kg}$ . $R_2 = R_3 = 1061 \cdot 0.32  \text{JZ}$ . Designed circuit:- (4M) $r_1 = 10  \text{kg}$ . $r_2 = R_3 = 1061 \cdot 0.32  \text{JZ}$ . $R_1 = 10  \text{kg}$ . $r_1 = 10  \text{kg}$ . $r_1 = 10  \text{kg}$ . $r_1 = 10  \text{kg}$ . $r_2 = R_3 = 1061 \cdot 0.32  \text{JZ}$ . $r_2 = r_3 = r_3 = r_4  \text{K}$ . $r_1 = 10  \text{kg}$ . $r_2 = R_3 = r_3  \text{K}$ . $r_1 = 10  \text{K}$ . $r_2 = R_3 = r_3  \text{K}$ . $r_1 = 10  \text{K}$ . $r_2 = r_3  \text{K}$ . $r_3 = r_3  \text{K}$ . $r_1 = 10  \text{K}$ . $r_2 = r_3  \text{K}$ . $r_1 = 10  \text{K}$ . $r_2 = r_3  \text{K}$ . $r_1 = 10  \text{K}$ . $r_2 = r_3  \text{K}$ . $r_2 = r_3  \text{K}$ . $r_3 = r_3 $	1M for calculation         of R         1M for calculation         of RF         4M for Designed circuit vicompon values	ion ion d vith ent
			1015	
Q .6		Attempt Any TWO of the following:	12M	
	a)	Calculate output voltage for open loop non-inverting amplifier. If Vin = 10 mv dc, also draw input and output waveform and draw circuit diagram .	6M	



<u>Subjec</u>	<u>et Nam</u>	e: Linear Integrated Circuits. <u>Subject Code:</u>	22423	
	Ans b)	Image: Second	2M for calcula n 2M for input output wavefo 2M for circuit diagran	tio rm n
	Ans	Two Op-Amp Instrumentation Amplifier: Circuit Diagram:	3M Diagram and 3M Explan on	m [ ati



#### WINTER – 2022 EXAMINATION Model Answer

# 22423 **Subject Code:** Subject Name: Linear Integrated Circuits. Derivation: Op amp A, is in non- inverting mode, $V_{01} = \left(1 + \frac{R_{41}}{R_{2}}\right) V_2 - (1)$ As Op-amp A2 is a differential amplifier or subtractor . Vo = Voi -+ Voi $V_{01} = -\frac{R_2}{R_1} \times V_{01}$ $V_{ot}^{''} = (1 + \frac{R_2}{2}) V_1$ $\therefore V_0 = -\frac{R_2}{R_1} V_{01} \rightarrow \left(\frac{1+\frac{R_2}{R_1}}{R_1}\right) V_1 \qquad (2)$ Putting equation (1) $\&(2) \text{ we get}_{3}$ $V_{0} = -\frac{R_{2}}{R_{1}} \left(1 + \frac{R_{4}}{R_{3}}\right) V_{2} + \left(1 + \frac{R_{2}}{R_{1}}\right) V_{1}$ Assuming, $R_{4} = R_{1}$ , $R_{3} = R_{2}$ $V_{0} = -\frac{R_{2}}{R_{1}} \left(1 + \frac{R_{1}}{R_{2}}\right) V_{2} + \left(1 + \frac{R_{2}}{R_{1}}\right) V_{1}$ $V_0 = -\left(1 + \frac{R_2}{R_1}\right)V_2 + \left(1 + \frac{R_2}{R_1}\right)V_1$ $\langle V_0 = \left(1 + \frac{R_2}{R_1}\right) \left(V_1 - V_2\right)$ Grain = $A_V = \frac{V_0}{V_1 - V_2} = \frac{1 + R_2}{R_1}$ From the circuit diagram given in Fig. 2, identify the name of the circuit and **c**) **6M** calculate cut off frequency and pass band gain f=205 27 12 1 + 1cc 33k2 YEE 0.0047 WF Fig. No. 2 Ans Given circuit is Second order low pass Butterworth filter 2M for Identificat ion of circuit Calculatio n of cutoff



