V2V EDTECH LLP

Online Coaching at an Affordable Price.

OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT / CS
- Professional Courses

📞 **+91 93260 50669**

🌐 **v2vedtech.com**

▶ **V2V EdTech LLP**

📷 **v2vedtech**

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.　　　　　　　**Subject Code:** | 22423 |

Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
7) For programming language papers, credit may be given to any other program based on equivalent concept.
8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

| Q. N.	Sub Q.N.	Answer	Marking Scheme
1.		**Attempt any Five of the following**	10 M
	a)	**Define Input offset voltage and Input bias current.**	2M
	Ans	**Inputs offset voltage:** A small input voltage is required to be applied to an OpAmp in order to make its output zero called as Inputs offset voltage **Input bias current:** It is defined as the average of the currents flowing into the two input terminals of the OpAmp $I_b = \dfrac{I_{b1} + I_{b2}}{2}$	1 Mark for each definition
	b)	**Draw the circuit diagram of voltage follower.**	2M

WINTER – 2022 EXAMINATION
<u>**Model Answer**</u>

<u>**Subject Name:**</u> **Linear Integrated Circuits.**   <u>**Subject Code:**</u>   **22423**

Ans			2 Mark for correct diagram
c)		**Draw pin diagram of IC 565.**	**2M**
Ans		*14-Pin DIP Package*	2 Mark for correct pin name
d)		**Define cutoff frequency and passband.**	**2M**
Ans		1) **Cutoff frequency:** It is the range of frequency over which stop band and pass band separated OR **Cutoff frequency:** The voltage gain at -3db frequency is 0.707 times or 70.7% of the maximum gain. 2) **Passband:** It is the band or range of frequencies which allowed to pass through to the output by the filter without any attenuation	1 Mark for each defination
e)		**List two applications of IC LM324.**	**2M**
Ans		LM324 is applicable for the 1. Oscillators 2. Amplifiers	1 Mark for each application

WINTER – 2022 EXAMINATION
Model Answer

<u>**Subject Name:**</u> **Linear Integrated Circuits.**   <u>**Subject Code:**</u>   **22423**

		3. Rectifiers 4. Comparators	(any two)
	f)	**Draw circuit diagram of I to V converter.**	**2M**
	Ans		2 Mark for correct diagram
	g)	**State two merits of active filters over passive filters.**	**2M**
	Ans	Merits 1) Flexibility in gain and frequency adjustment. 2) No loading problem 3) Low cost 4) No insertion loss 5) pass band gain 6) Small component size 7) Use of inductor can be avoided	1 Mark each merit (any two)
2.		**Attempt Any THREE of the following**	**12M**
	a)	**Describe the operation of PLL as FM demodulator.**	**4M**

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits. **Subject Code:** | **22423**

	Ans	 PLL FM demodulator circuit **Operation :** ● The FM signal which is to be demodulated is applied at input of the PLL. ● As the PLL is locked to the FM signal,the VCO starts tracking the instantaneous frequency in the FM input signal. ● The error voltage produced at the output of the amplifier is proportional to the deviation of input frequency from the center frequency of FM.Thus the AC component of the error voltage represent the modulating signal.Thus at the error amplifier output we get demodulated output ● The FM demodulator using PLL ensures a highly linear relationship,between the instantaneous input frequency and VCO control voltage (error amplifier output)	**2M for circuit diagram** **2M for operation**
	b)	**Sketch first order Butterworth low pass filter with component value at cutoff frequency of 15 kHz with passband gain of 2.**	**4M**
	Ans	Given: cutoff frequency (Fc) = 15 kHz passband gain = 2. A_{vf} =2, fc= 15kHz $A_{vf} = (1 + R_F / R_1)$ $2 = (1 + R_F / R_1)$ Thus , $R_F / R_1 = 1$ Assume $R_F = 10K\Omega$ **$R_F = R_1 = 10K\Omega$**	**1 M for Sketch** **1 M calculation of Rf and R1.** **1 M for calculation of R.**

Subject Name: Linear Integrated Circuits.   **Subject Code:** | **22423**

		Assume $C = 0.001 \mu f$. But $f_c = \dfrac{1}{2\pi RC} = \dfrac{1}{2\pi \times R \times 0.001 \times 10^{-6}}$ $\therefore R = \dfrac{1}{2\pi \times 15 \times 10^{3} \times 0.001 \times 10^{-6}}$ $\therefore R = 10.60 \, k\Omega$ $R_F = 10\,k\Omega$ $R_1 = 10\,k\Omega$ $R = 10.60\,k\Omega$ $C = 0.001 \mu f$.	**1 M for calculation of C**
	c)	In op-amp based Schmitt trigger, $R_2 = 200\Omega$, $R_1 = 50\Omega$, Vin = 500 mV$_{pp}$ sinewave, saturation voltage $= \pm$ is v. Determine threshold Voltage V_{UTP} , V_{LTP}.	**4M**
	Ans	$V_{UTP} = \dfrac{R_2}{(R_1 + R_2)} \times (+V_{sat})$ $= \dfrac{200}{(50 + 200)} \times (+15)$ $= 0.8 \times (+15)$ $V_{UTP} = +12V$ $V_{LTP} = \dfrac{R_2}{(R_1 + R_2)} \times (-V_{sat})$ $= \dfrac{200}{(50 + 200)} \times (-15)$ $= 0.8 \times (-15)$ $V_{LTP} = -12V$	2 Mark for UTP and 2Mark for LTP

__Subject Name:__ Linear Integrated Circuits.   __Subject Code:__   **22423**

|			
	d)	**Draw ideal and practical voltage transfer curve of op-amp.**	**4M**
	Ans	a) practical voltage transfer curve b) Ideal voltage transfer curve	**2 M each**
Q.3		**Attempt any THREE of the following.**	**12 M**
	a)	**Draw block diagram of OPAMP and state function of each block.**	**4M**
	Ans	 Fig: Block diagram of OP- AMP **Explanation:** **Input stage:** It is the dual input, balanced output differential amplifier. This stage generally provides most of the voltage gain of the amplifier and also establishes the input resistance of the op-amp. **Intermediate stage:** It is usually another differential amplifier, which is driven by the output of the first stage. In most amplifiers, the intermediate stage is dual input and unbalanced(single-ended) output. Because direct coupling is used, the dc voltage at the output of the intermediate stage as well above ground potential. **Level translator:** It is used after the intermediate stage to shift the dc level at the output of the intermediate stage downward to zero volts with respect to the ground. **Output stage:** The final output stage is usually a push-pull complementary amplifier output stage. The output stage increases the output voltage swing and raises the current-supplying capability of the op-amp.It also provides low output resistance.	**2M Block diagram, Explanation of 4 blocks 1/2 M each block**

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.   **Subject Code:** **22423**

|			
	b)	**Draw the circuit of basic differentiator and derive output expression**	**4M**
	Ans	**Circuit diagram of Differentiator:** **Derivation of output expression :** When the input is a positive-going voltage, a current I flows into the capacitor C_1, as shown in the figure. Since the current flowing into the op-amp's internal circuit is zero, effectively all of the current "I "flows through the resistor R_f. The output voltage is, $$V_{out} = – (I * R_f)$$ Here, this output voltage is directly proportional to the rate of change of the input voltage. From the figure, node 'X' is virtually grounded and node 'Y' is also at ground potential i.e., $$V_X = V_Y = 0 .$$ From the input side, the current I can be given as: $$I = C_1 \{d(V_{in} – V_X) / dt\} = C_1 \{d(V_{in}) / dt\}$$ From the output side, the current I is given as: $$I = -\{(V_{out} – V_X) / R_f\} = -\{V_{out} / R_f\}$$ Equating the above two equations of current we get: $$C_1 \{d(V_{in}) / dt\} = -V_{out} / R_f$$ $$V_{out} = -C_1 R_f \{d(V_{in}) / dt\}$$ Above equation indicates that the output is $C_1 R_f$ times the differentiation of the input voltage. The product $C_1 R_f$ is called as the RC time constant of the differentiator circuit. The negative sign indicates the output is out of phase by 180^0 with respect to the input.	**Diagram 2M, Derivation 2M**
	c)	**Draw a neat circuit diagram of analog divider using log- antilog amplifiers and explain its operation.**	**4M**

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.   **Subject Code:** | **22423**

Ans		**Analog divider using log-anti log amplifiers:**	**Diagram 2M,** **Explanation 2M**

Explanation:

Analog Divider using log antilog amplifiers

For Log amplifier : $V_O = -\eta V_T \log \frac{V_{in}}{I_O R}$

$$V_{o1} = -\eta V_T \log \frac{V_1}{I_O R}$$

$$V_{o2} = -\eta V_T \log \frac{V_2}{I_O R}$$

$$\mathbf{V_{o3}} = \mathbf{(V_{o2} - V_{o1})}$$

$$= \left(-\eta V_T \log \frac{V_2}{I_O R} + \eta V_T \log \frac{V_1}{I_O R}\right)$$

$$= \eta V_T \left(\log \frac{V_1}{I_O R} - \log \frac{V_2}{I_O R}\right)$$

$$= \eta V_T \log \left(\frac{V_1}{V_2}\right)$$

$$V_O = -I_O R \text{ antilog} \frac{\eta V_T \log \left(\frac{V_1}{V_2}\right)}{\eta V_T}$$

$$V_O = -I_O R \frac{V_1}{V_2}$$

Hence $V_O \propto V_1/V_2$

	d)	**Draw filter circuit for the following response. (Refer Fig.1)**	**4M**

Fig. No. 1

WINTER – 2022 EXAMINATION
Model Answer

<u>**Subject Name:**</u> **Linear Integrated Circuits.**   <u>**Subject Code:**</u>   **22423**

	Ans	The response shown is of the second order high pass filter Second order High pass filter circuit: 	Identification of filter name 2M Diagram 2M
Q.4		**Attempt Any THREE of the following**	**12M**
	a)	**Compare open loop and closed loop configuration.**	**4M**
	Ans	<table><tr><th>Sr. No</th><th>Parameters</th><th>Open loop</th><th>Closed Loop</th></tr><tr><td>1</td><td>Feedback</td><td>No feedback is used.</td><td>Positive or negative feedback is used</td></tr><tr><td>2</td><td>Input resistance</td><td>Very high</td><td>Depends on the circuit</td></tr><tr><td>3</td><td>Output resistance</td><td>Low</td><td>Very low</td></tr><tr><td>4</td><td>Bandwidth</td><td>Bandwidth is low</td><td>Bandwidth is high</td></tr><tr><td>5</td><td>Gain</td><td>Voltage gain is very high</td><td>Voltage gain is low as compared to open loop</td></tr><tr><td>6</td><td>Application</td><td>Comparator ,zero crossing detector</td><td>It is used in linear amplifier, oscillator etc</td></tr></table>	**Any 4 parameter 1M each**
	b)	**Explain the procedure to null the offset voltage with appropriate diagrams.**	**4M**

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.   **Subject Code:**   **22423**

	Ans	 **Explanation:** 1) To make output voltage zero, input voltage should be zero, but we get minimum (less) output voltage called output offset voltage due to the presence of input offset at the input side. 2) This input offset voltage is present even when, both the input terminals are grounded . 3) Hence, a technique is used to make output offset voltage zero.This technique is called as offset nulling technique. In this technique, a 10 kΩ potentiometer is connected between the offset null pins of IC74I i.e. pin no. 1 and pin. 5 and the wiper of potentiometer is connected to pin no. 4 (i.e.-VEE). The wiper of the potentiometer is varied in such a way that input offset voltage becomes zero. Once input becomes zero, then output offset voltage also becomes zero. Thus, the op-amp is said to be nulled or balanced.	**Diagram 2M, Explanation 2M**
	c)	**Design the circuit to get the output voltage.** **V$_0$= 3V$_1$ + 2V$_2$ where** **V$_1$ and V$_2$ are input voltages.**	**4M**

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.　　　　　　**Subject Code:**　**22423**

Ans			**4M**

Design using Inverting configuration

$R_f = 30K$

V_1　10K

V_2　15K

A_1

0V

V_{out}

$R_f = 10K$

$R_1 = 10K$

A_2

V_{out}

$V_{o2} = (3V_1 + 2V_2)$

$V_O = 3V_1 + 2V_2$

$= -\dfrac{R_f}{R_1}(V_1) + \left(-\dfrac{R_f}{R_1} \cdot V_2\right)$

$= -\dfrac{30}{10}(V_1) - \dfrac{30}{15}V_2$

$= -3V_1 - 2V_2$

$\boxed{V_{o1} = -(3V_1 + 2V_2)}$

OR

Note: the values of R_F, R_1 & R_2 can be selected as any value to adjust gain ratio as given in the output equation.

d)	**Explain phase shift oscillator using IC 741 with neat diagram.**		**4M**
Ans			

Circuit diagram:

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.

Subject Code: 22423

	Ans	**Explanation:** R-C phase shift oscillator using op-amp uses an op-amp in inverting amplifier mode. Thus it introduces the phase shift of 180° between input and output. The feedback network consists of 3-RC sections each producing 60° phase shift. Such an RC phase shift oscillator using op-amp is shown in Figure. The output of the amplifier is given to the feedback network. The output of the feedback network drives the amplifier. The total phase shift around a loop is 180° of the amplifier and 180° due to 3-RC section, thus 360°. This satisfies the required condition for positive feedback and circuit works as an oscillator.	
e)		**Explain the working of astable multi-vibrator using IC 555.**	**4M**
Ans.		Circuit diagram: **Explanation:** In the 555 Oscillator circuit above, pin 2 and pin 6 are connected together allowing the circuit to re-trigger itself on each and every cycle allowing it to operate as a free running oscillator.	**Diagram 2M ,** **Explanation 2M, waveform optional**

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.   Subject Code: **22423**

During each cycle capacitor, C charges up through both timing resistors, R_1 and R_2 but discharges itself only through resistor, R_2 as the other side of R_2 is connected to the *discharge* terminal, pin 7.

Then the capacitor charges up to 2/3Vcc (the upper comparator limit) which is determined by the $0.693(R_1+R_2)C$ combination and discharges itself down to 1/3Vcc (the lower comparator limit) determined by the $0.693(R_2*C)$ combination.

This results in an output waveform whose voltage level is approximately equal to Vcc – 1.5V and whose output "ON" and "OFF" time periods are determined by the capacitor and resistors combinations.

The individual times required to complete one charge and discharge cycle of the output is therefore given as:

$$t_1 = 0.693(R_1+R_2)C \ \& \ t_2=0.693(R_2*C)$$

Where, R is in Ω and C in Farads.

When connected as an astable multivibrator, the output from the **555 Oscillator** will continue indefinitely charging and discharging between 2/3Vcc and 1/3Vcc until the power supply is removed.

| Q.5		**Attempt any TWO of the following:**	**12M**
	a)	**Draw a circuit diagram of V-I converter of floating load. Derive expression for its output. List any two applications.**	**6M**
	Ans	Figure :Voltage to Current converter with floating load	**2M Diagram** **2M Expression for output** **2M Applications**

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.   **Subject Code:** | **22423**

|			
		Writing KVL for the input loop,	
		Voltage $V_{id}=V_f$ and $I_B = 0$, vi=$R_L i_0$ = where = i_0=v_i/R_L	
		From the figure 2.2.1 input voltage Vin is converted into output current of V_{in}/R_L [V_{in} -> i_0]. In other words, input volt appears across R_1. If R_L is a precision resistor, the output current	
		($i_0 = V_{in}/R_1$) will be precisely fixed	
		Applications : 1. Low voltage ac and dc voltmeters 2. Diode match finders 3. LED and Zener diode testers.	
	b)	**Sketch input and output waveform for 2V peak to peak size wave for Inverting ZCD and active Integrator.**	**6M**
	Ans	 **Fig: (a) ZCD Circuit (b)Input and Output waveforms** **Fig. 2.41 Sine wave input and cosine output**	**3M each for correct input and output waveform**

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: **Linear Integrated Circuits.**   Subject Code: **22423**

	c)	Design second order high pass Butterworth filter with higher cutoff frequency of 1.5 kHz. Draw circuit with component values.	6M
	Ans	Given Data :— cut off freq (f_L) = 1·5 kHz soln :— let $R_2 = R_3 = R$ $C_2 = C_3 = C = 0.1\,\mu F$ or (any other value between 0.1μF to 1μF) Now $R = \dfrac{1}{2\pi f_L C} = \dfrac{1}{2\pi \times 1.5 \times 10^3 \times 0.1 \times 10^{-6}}$ ∴ R = 1061·032 Ω since $A_{vf} = 1 + \dfrac{Rf}{R_1} = 1.586$ ∴ $R_F = 0.586\ R_1$ choose $R_1 = 10\ k\Omega$ ∴ $R_f = 0.586 \times 10 \times 10^3$ $= 5.86\ k\Omega$ Hence the designed circuit component values are $C_2 = C_3 = 0.1\,\mu F$ $R_1 = 10\ k\Omega$, $R_F = 5.86\ k\Omega$ $R_2 = R_3 = 1061.032\ \Omega$ Designed circuit :— (4M) 	1M for calculation of R 1M for calculation of RF 4M for Designed circuit with component values
Q .6		**Attempt Any TWO of the following:**	**12M**
	a)	Calculate output voltage for open loop non-inverting amplifier. If Vin = 10 mv dc, also draw input and output waveform and draw circuit diagram .	6M

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.   **Subject Code:**   **22423**

	Ans		**2M for calculation** **2M for input output waveform** **2M for circuit diagram**
	b)	Explain operation of Instrumentation amplifier with two op-amp with neat diagram.	**6M**
	Ans	**Two Op-Amp Instrumentation Amplifier:** **Circuit Diagram:** 	**3M Diagram and 3M Explanation**

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION
Model Answer

Subject Name: Linear Integrated Circuits.
Subject Code: **22423**

|			
		Derivation: Op amp A_1 is in non-Inverting mode, $\therefore V_{01} = \left(1 + \frac{R_4}{R_3}\right) V_2$ —— (1) As Op-amp A_2 is a differential amplifier or subtractor $\therefore V_0 = V'_{01} + V''_{01}$ $\therefore V'_{01} = -\frac{R_2}{R_1} \times V_{01}$ $V''_{01} = \left(1 + \frac{R_2}{R_1}\right) V_1$ $\therefore V_0 = -\frac{R_2}{R_1} V_{01} + \left(1 + \frac{R_2}{R_1}\right) V_1$ —— (2) Putting equation (1) & (2) we get, $V_0 = -\frac{R_2}{R_1} \left(1 + \frac{R_4}{R_3}\right) V_2 + \left(1 + \frac{R_2}{R_1}\right) V_1$ Assuming, $R_4 = R_1, \; R_3 = R_2$ $\therefore V_0 = -\frac{R_2}{R_1} \left(1 + \frac{R_1}{R_2}\right) V_2 + \left(1 + \frac{R_2}{R_1}\right) V_1$ $\therefore V_0 = -\left(1 + \frac{R_2}{R_1}\right) V_2 + \left(1 + \frac{R_2}{R_1}\right) V_1$ $\therefore \boxed{V_0 = \left(1 + \frac{R_2}{R_1}\right)(V_1 - V_2)}$ $\boxed{Gain = A_V = \frac{V_0}{V_1 - V_2} = 1 + \frac{R_2}{R_1}}$	
c)	**From the circuit diagram given in Fig. 2, identify the name of the circuit and calculate cut off frequency and pass band gain** **Fig. No. 2**	**6M**
Ans	Given circuit is Second order low pass Butterworth filter	**2M for Identification of circuit** **Calculation of cutoff**

Subject Name: Linear Integrated Circuits.   **Subject Code:**   **22423**

cut off freq (f_0) = $\dfrac{1}{2\pi \sqrt{R_2 R_3 C_2 C_3}}$

But since $R_2 = R_3 = R$ and $C_2 = C_3 = C$ we get

$$f_0 = \dfrac{1}{2\pi RC}$$

$$= \dfrac{1}{2\pi \times 3.3 \times 10^3 \times 0.0047 \times 10^{-6}}$$

$$= 1026.144 \text{ Hz}$$

Pass band voltage gain $k = 1 + \dfrac{R_F}{R_1}$

$$= 1 + \dfrac{20 \times 10^3}{27 \times 10^3}$$

$$= 1 + \dfrac{20}{27}$$

$$= 1.74$$

frequency 2M

Calculation of Passband gain 2M