

# V2V EDTECH LLP

Online Coaching at an Affordable Price.

### **OUR SERVICES:**

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT/CS
- Professional Courses
- +91 93260 50669
- **► V2V EdTech LLP**
- w2vedtech.com
- o v2vedtech

#### WINTER - 19EXAMINATION

#### **Model Answer**

Subject Code: 22532

#### **Subject Name: Embedded System Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub			Answer			Marking					
No.	Q. N.						Scheme					
Q.1		Attempt any Fl	IVE of the fo	llowing			10-Total					
Q.1		Attempt any Fi	IVE of the fo	nowing:			Marks					
	a)	List out four typ	pes of embed	ded systems.			2M					
	Ans:		ale Embedded	•			(any 4:					
		2. Medium		•			½ mark					
		3. Sophistic		•			each)					
		4. Stand Ald		•			,					
		5. Real Tim		•								
		6. Networke		•								
	7. Mobile Embedded Systems											
	<b>b</b> )	State four advan		bedded system.			2M					
	Ans:	1) Design and	d Efficiency				(any 4:					
		2) Cost					½ Mark					
		3) Accessibil	•				each)					
		4) Maintenan										
		5) Redundan	cies									
	<b>c</b> )	State the use of	<b>MAX 232 in</b>	communication.			2M					
	Ans:	MAX 232 is line	driver that co	onverts from RS232 voltage	levels to TTL voltage l	levels &	Correct					
		vice versa in seri	al communic	ation			answer 2					
	<b>d</b> )	Illustrate any tv	vo logical op	erators used in C with their	r examples.		2M					
	Ans:	Sr	Operator	Bitwise logical operator	Example		(any 2:					
		no:	_		_		1mark					
		1.	NOT	~	Y= ~A		each )					
							<b>_</b>					
		2.	AND	&	Y= A&B							

		3.	OR		Y= A B			
		4.	EX-OR	^	Y=A ^B			
	e)	State two examp				2M		
	Ans:	1. LynxOS. 2. OSE. 3. QNX. 4. RTLinux. 5. VxWorks. 6. Windows	CE.			( any 2: 1 mark each )		
	<b>f</b> )	Develop a 'C' pr	ogram to tran	usfer the data from port l	PO to port P1.	2M		
	Ans:	#include <reg51.h (void)="" a="" as="" char="" do="" fore="" main="" of="" output="" p0="" p1="X;//" por="" td="" unsigned="" void="" while(1)="" x="P0;//read" x;="" {="" }<=""><td>s input port output port ver</td><td></td><td></td><td>(correct program : 2 marks ) Any other correct program logic should be given marks</td></reg51.h>	s input port output port ver			(correct program : 2 marks ) Any other correct program logic should be given marks		
	<b>g</b> )	Sketch pin-out diagram of LM35 and label its pin.						
	Ans:			LM35		2M		
Q.2		Attempt any TH				12-Total Marks		
	a)	Compare features of PIC and AVR microcontrollers (any four)						
	Ans:	Parameters		PIC	AVR	(any 4		
		Bus width		8/16/32-bit	8/32-bit	features:		
		Communicatio Protocols		T, USART, LIN, CAN, thernet, SPI, I2C	UART, USART, SPI, I2C, (special purpose AVR support CAN, USB, Ethernet)	1 mark each)		
		Speed		nstruction cycle, operating uency upto 20MHz.	1			

			25MHz.						
	Memory	SRAM, FLASH,EEPROM	Flash, SRAM, EEPROM						
	ISA	Some feature of RISC	RISC						
	Memory Architecture	Harvard architecture	Modified						
	Power Consumption	Low	Low						
	Families	PIC16,PIC17, PIC18, PIC24, PIC	Tiny, Atmega, Xmega, special purpose AVR						
	Manufacturer	Microchip Average	Atmel						
	Popular	PIC18fXX8, PIC16f88X,	Atmega8, 16, 32, Arduino						
	Microcontrollers	PIC32MXX	Community						
<b>b</b> )	Write a C languag and port 3 as input	e program to operate port 0 and p t port.	ort 2 as output port and port 1	4M					
Ans:				(cor					
				pro					
	#include <reg51.h></reg51.h>			: 4					
	void main (void )			mai					
	{								
	unsigned char X,Y			othe					
	P0=0X00; // P0 as o	output port		cori					
	P2=0X00;// P2 as or	utput port		pro					
	P1=0XFF;//P1 as in	± ±		logi					
	P3=0XFF;// P3 as in			sho					
	while(1)	1 1		be g					
	{			mai					
	X=P1;			as t					
	Y=P3;			are					
	P0=X;			mai					
	P2=Y;			othe					
	}//end of while			way					
	}//end of main			writ					
				sam					
c)	Compare synchronous and asynchronous communication.(any four points)								
Ans:			Asynchronous communication	(aı					
	1. Sing	le clock is used for both	Two different clocks are used for	poi					
	trans	mitter and receiver	ooth transmitter and receiver	1m					
	2. Data	bits are transmitted with sync	No sync character is required	ea					
	i i i	acter		4.1					

## MAHARASHTI (Autonomous) (ISO/IEC - 2700

### BOARD OF TECHNICAL EDUCATION


tified)

		3.	Start and stop bits are not used	Start and stop bits are used			
		4.	Used for data transfer rate >= 20	Used for data transfer rate <= 20			
			Kbps	Kbps			
		5.	Used for transferring block of data at	Used to transfer one character at a			
			a time	time			
		6.	Character is received at a constant	Character is received at a any rate			
			rate	, and the second			
		7.	Less reliable	More reliable			
		Explain the	need to consider following factors in de	esign matrix of embedded system:			
		(i) Pr	rocessor	·			
	d)	(ii) M	lemory		4M		
		(iii) Po	ower				
		(iv) No	on- recurring engineering cost.				
	Ans:	<ol> <li>Processor: Selection of processor depends upon amount of processing power and the register width required. Powerful 8bit, 16 bit, 32 bit &amp; 64bit processors are available. The clock speed and memory addressing capability is also measure of processor power. Powerful DSPs are available for real time analysis of audio and video signals</li> <li>Memory: Designer has to make an estimate for memory requirement and must make provision for expansion. There are different types of memories in a system, like RAM,</li> </ol>					
		designing		ned any number of units can be			
Q.3		designing manufactu	the system. Once system is design	ned any number of units can be	12-Total Marks		
Q.3	a)	designing manufactu  Attempt any  Sketch circuit	the system. Once system is designated without incurring any additional designation.  THREE of the following:  it diagram showing interfacing of one	ned any number of units can be sign cost.			
Q.3	a) Ans:	designing manufactu  Attempt any  Sketch circuit	the system. Once system is designated without incurring any additional designation. THREE of the following:	ned any number of units can be sign cost.	Marks		
Q.3	,	Attempt any  Sketch circuia 'C' progra  Note:	the system. Once system is designated without incurring any additional designation. THREE of the following:  it diagram showing interfacing of one me to display 'F' and 'Fi' alternately.	ned any number of units can be sign cost.  7-segment display to 89C51. Write	Marks		
Q.3	,	Attempt any  Sketch circuit a 'C' progra  Note:  Since Fi	the system. Once system is designated without incurring any additional designation.  THREE of the following:  it diagram showing interfacing of one	ned any number of units can be sign cost.  7-segment display to 89C51. Write	Marks		
Q.3	,	Attempt any  Sketch circula  a 'C' progra  Note:  Since Fito displa	the system. Once system is designated without incurring any additional designated without incurrence with a standard w	7-segment display to 89C51. Write n segment display, program is written	Marks		
Q.3	,	Attempt any  Sketch circuit a 'C' progra  Note:  Since Fito displa Both co	the system. Once system is designated without incurring any additional designation.  THREE of the following:  it diagram showing interfacing of one me to display 'F' and 'Fi' alternately.  it cannot be displayed in single digit seve	7-segment display to 89C51. Write n segment display, program is written	Marks		
Q.3	,	Attempt any  Sketch circuit a 'C' progra  Note:  Since Fi to displa Both co given if	the system. Once system is designated without incurring any additional designated with a supplication of the supplication of the supplication with a supplication of the supplication	7-segment display to 89C51. Write n segment display, program is written facing is given here. Marks to be	Marks		

for(x=0;x<1275;x++);

For Common anode display

tified)





b)


Ans:

other to finish, and thus neither ever does.

• Assume thread/process T1 has exclusive access to resource R1.

• Thread/ process T2 has exclusive access to resource R2.

tified)



DISPLAY	DP	G	F	E	D	C	В	A	HEX VALUE
F	1	0	0	0	1	1	1	0	0x8E
Е	1	0	0	0	0	1	1	0	0x86

```
#include<reg51.h>
#define Led P2
Void Delay();
Void main()
Led = 0x00;
while(1)
    Led = 0x8E;
     Delay();
     Led = 0x86;
      Delay();
  }
Void Delay()
  Unsigned int x,y;
       for(y=0;y<10;y++)
                              for(x=0;x<1275;x++);
Explain the term 'Deadlock'. State reason of occurance.
                                                                                        4M
A deadlock is a situation where in two or more competing actions are each waiting for the
                                                                                        2M for
```

**Deadloc** 

k

	• If T1 needs exclusive access to R2 and T2 needs exclusive access to R1,	Explana
	• Neither thread can continue.	tion, 2M
	• They are deadlocked.	for
	The simplest example is that of two tasks: 1 and 2. Each task requires two mutexes: A and B. If Task 1 takes mutex A and waits for mutex B while Task 2 takes mutex B and waits for mutex A, then each task is waiting for the other to release the mutex.:  These tasks may run without problems for a long time, but eventually one task may be preempted in between the wait calls, and the other task will run. In this case, Task 1 needs mutex B to be released by Task 2, while Task 2 needs mutex A to be released by Task 1. Neither of these events will ever happen.	Reasons
	holds holds Task 1 wants Wants Task 2	
	Causes of Deadlock Mutual exclusion: only one process at a time can use a resource Hold and wait: A process holding at least one resource is waiting to acquire additional resources held by other resources No preemption: A resource can be released only voluntarily by the process holding it after that process has completed the task Circular wait: A set of processes- P1 to PnP1 waiting for the resource held by P2, P2 waiting for resource held by P3 etc.	
<b>c</b> )	Explain the process of handshaking in RS232 standard based communication.	4M
Ans:	RS232 monitoring hardware establishes a connection between data terminal equipment (DTE) and data communication equipment (DCE). In order to link these devices, an RS232 D9 pinout is essential, as this pinout will allow you to connect two devices successfully. An RS232 pinout 9 pin cable features nine pins:  1. Data Carrier Detect – After a data terminal is detected, a signal is sent to the data set that is going to be transmitted to the terminal.  2. Received Data – The data set receives the initial signal via the receive data line (RxD).  3. Transmitted Data – The data terminal gets a signal from the data set, a confirmation that there is a connection between the data terminal and the data set.  4. Data Terminal Ready – A positive voltage is applied to the data terminal ready (DTR) line, a sign that the data terminal is prepared for the transmission of data.  5. Signal Ground – A return for all the signals on a single interface, the signal ground (SG) offers a return path for serial communications. Without SG, serial data cannot be transmitted between devices.  6. Data Set Ready – A positive voltage is applied to the data set ready (DSR) line, which ensures the serial communications between a data terminal and a data set can be completed.  7. Request to Send – A positive voltage indicates the request to send (RTS) can be performed, which means the data set is able to send information to the data terminal without interference.  8. Clear to Send – After a connection has been established between a data terminal and a	

#### BOARD OF TECHNICAL EDUCATION

tified)

distant modem, a clear to send (CS) signal ensures the data terminal recognizes that communications can be performed. **Ring Indicator** – The ring indicator (RI) signal will be activated if a modem that operates as a data set detects low frequency. When this occurs, the data terminal is alerted, but the RI will not stop the flow of serial data between devices. Transmit Data (TXD) Receive Data (RXD) Request to Send (RTS) Clear to Send (CTS) DTE Data Set Ready (DSR) Ground (G) Carrier Detect (CD) Data Terminal Ready (D) Ring Indicator (RI) Write a 'C' language program to mask the upper four bits of the data given in port 0 d) **4M** and write the answer in port 1. #include<reg51.h> 4MAns: Void main() unsigned char a ,b; P0 = 0xff; //P0 as an input port P1 = 0x00; //P1 as an output port while(1) a = P0;b=a & 0x0F; //masking lower 4 bit P1=b;(For any other logic marks can be given) **Q.4** Attempt any THREE of the following: 12- M Write 'C' program to generate delay of 50msec for microcontroller 89C51 with **4M** a) crystal frequency of 11.0592 MHz.

Ans:	Use Timer 0, mode 1 (16-bit) to create the delay. Assume XTAL=11.0592 MHz=> T=1.085µs Count=50ms/1.085µs = 46083 Initial count = 65536-46083 = 19453, Count in Hex = 4BFDH  #include <reg51.h> void Delay(void); sbit mybit=P1^5; void main(void) {     while (1) {         mybit=~mybit;</reg51.h>	1M for count calculati on, 3M for Progra m
<b>b</b> )	(For any other logic marks can be given)	4M
Ans:	<ul> <li>List out eight features of USB.</li> <li>The Universal Serial Bus has the following features:</li> <li>The computer acts as the host.</li> <li>Up to 127 devices can connect to the host, either directly or by way of USB hubs.</li> <li>Individual USB cables can run as long as 5 meters; with hubs, devices can be up to 30 meters (six cables' worth) away from the host.</li> <li>With USB 2.0,the bus has a maximum data rate of 480 megabits per second (10 times the speed of USB 1.0).</li> <li>A USB 2.0 cable has two wires for power (+5 volts and ground) and a twisted pair of wires to carry the data. The USB 3.0 standard adds four more wires for data transmission. While USB 2.0 can only send data in one direction at a time (downstream or upstream), USB 3.0 can transmit data in both directions simultaneously.</li> <li>On the power wires, the computer can supply up to 500 milliamps of power at 5 volts. A USB 3.0 cable can supply up to 900 milliamps of power.</li> </ul>	4 points. 1M each

MAHARASHTI (Autonomous) (ISO/IEC - 2700

### BOARD OF TECHNICAL EDUCATION

tified)

 	<u> </u>	
	<ul> <li>Low-power devices (such as mice) can draw their power directly from the bus. Highpower devices (such as printers) have their own power supplies and draw minimal power from the bus. Hubs can have their own power supplies to provide power to devices connected to the hub.</li> <li>USB devices are hot-swappable, meaning you can plug them into the bus and unplug them any time. A USB 3.0 cable is compatible with USB 2.0 ports you won't get the same data transfer speed as with a USB 3.0 port but data and power will still transfer through the cable.</li> <li>Many USB devices can be put to sleep by the host computer when the computer contacts a power swing mode.</li> </ul>	
<b>c</b> )	enters a power-saving mode.  Draw the interfacing diagram of ADC with 89C51 and state the function of SOC, EOC and OE pins.	4M
Ans:	SOC [Start of conversion]: When High to low signal is appearing to this pin of ADC; ADC then starts conversion.  EOC [End of conversion]: ADC sends this high EOC signal to Micro-Controller to indicate completion of conversion.  OE [Output Enable]: When a high signal is applied to this pin, the output latch of ADC get enables and the converted data is then available to Micro-Controller.  P1.0-1.7  P3.0  P3.1  ADD A  ADD B  ADD C  START ADC 0808  ALE  Output Enable  EOC  Clock	function s - 1M each  diagram - 1M
d)	Explain 'CAN' bus protocol and list out its two applications.	4M
Ans:	Controlled Area Network [CAN]:- Can is mainly used in automotive electronics. CAN bus is a standard bus in distributed network. It has a bi-directional serial line which receives or sends a bit at an instance by operating at maximum rate of 1Mbps. It employs a twisted pair connection to each node. The pair can run to a maximum length of 40m.    Node 1	explanat ion – 3M, applicati ons – ½ M each

### BOARD OF TECHNICAL EDUCATION

:tified)

		Field and its Description of each field in CAN frame	
		Length  1st field of 12 It is called arbitration field. It contains the packet 11-bit destination address and the RTR [Remote Transmission Request].	
		When this bit is at 1 this indicates the packet is for the destination	
		address. If this packet for request for a data from a device defined	
		by identifier.  The device is at destination address specified in the field.  2 <sup>nd</sup> field of 6 bits  It is called a control field. The 1 <sup>st</sup> bit id the identifier extension.  The 2 <sup>nd</sup> bit is always 1, and the last 4 bits are code for data	
		length.  3rd field of 0-64 Its length depends on data length code in the control field.	
		bits  4 <sup>th</sup> field of 16- bits { 3 <sup>rd</sup> if data field has no bit	
		present}  5 <sup>th</sup> field of 2 bits  1 <sup>st</sup> field is the ACK slot. The sender sends it as 1 and RX sends back 0 in this slot when the receiver detects an error in the reception. Sender after sensing 0 in the ACK slot transmits the data	
		frame. The 2 <sup>nd</sup> bit is the ACK delimiter bit. It signals the end of the ACK field. If the transmitting node does not receive and ACK of	
		data frame within a specified time slot it should retransmit.  6 <sup>th</sup> field of 7-bits It is for end of the frame specification and has seven 0's.	
		<b>Applications:</b> Copiers, Telescopes, Medical instruments, Elevator controllers, Automobile industry.	
	e)	Sketch interfacing diagram to interface LCD display with 89C51.	4M
		P1.0 P1.1 P1.2 P1.2 P1.3 P1.3 P1.4 P1.5 P1.6 P1.6 P1.6 P1.7 P1.7 P1.7 P1.7 P1.7 P1.7 P1.7 P1.7	
Q.5		Attempt any TWO of the following:	12
Q.C		Thempe any 1 WO of the following.	Total Marks
	(a)	Explain resource allocation and interrupt handling function of RTOS.	6M
	Ans:	i) Interrupt Handling:	
		1. Normal program execution	3M-
		3. Processor state saved 4. Interrupt routine runs	Interrup
		occurs	t
		6. Processor state restored 5. Interrupt routine	Handlin
		7. Normal program execution	g,
		resumes	3M-
			Resourc
		When an interrupt occurs, interrupt Service Routines (ISR) is run.	e
		Most interrupt routines in RTOS Copy peripheral data into a buffer, Indicate to other code that data has arrived and Acknowledge the interrupt (tell hardware)  RTOS normally disable the interrupts while handling critical section and enable after the	Allocati on
		critical section has been executed. Interrupt latency is a factor to look for, when selecting a	

tified)

RTOS.

Interrupt latency = Maximum amount of time interrupts are disabled+ time to start execution of first instruction of ISR. It is desirable that RTOS should have minimum interrupt latency

#### ii) Resource allocation:

Sharing of resources by competing tasks as per their execution schedules is a function RTOS. This means that tasks should have the required resources allocated to them whenever they are needed. The Operating System allocates resources when a task need them. When the task terminates, the resources are de-allocated, and allocated to other tasks that need them. Resources can be allocated in Round Robin method or Priority based. Some resources are non-Pre emptible eg. Mutex.


In Round Robin, tasks are scheduled in FIFO manner. Fixed Time quantum is given to the tasks after which it is pre-empted. Priority Scheduling, resources are allocated to processes according to priorities.

### (b) Write a 'C' language program for 89C51 to generate triangular waveform.

#### **6M**

2M-

Ans:



#### Program:

```
#include < reg51.h>
unsigned char d;
void main(void)
{
while(1)
{
for(d=0; d<255; d++)
{
P1 = d;
}
for(d=255; d>0; d--)
{
P1 = d;
}
```

4M-Progra m

Diagram

		( For any other relevant logic marks can be given)				
	(a)	Write a 'C' language program for serial communication to transfer letter 'M' serially	6M			
	(c)	at 9600 baud continuously.				
	Ans:	#include <reg51.h></reg51.h>				
		void main(void)	Progra			
			m, 2 M			
		TMOD = 0x20; //Initialize timer 1 in mode 2	· ·			
		TH1 = $0xFD$ ; //baud rate 9600	commer			
		SCON = 0x50; //start serial communication (8bit, 1 stop bit,	ts			
		REN)				
		TR1 = 1; //start timer 1				
		while(1)				
		SBUF='M'; // place value in buffer				
		while (TI==0);				
		TI=0; // clear TI				
		11-0,				
Q.6		Attempt any TWO of the following:	12Total			
Q.U						
	(a)	List out characteristics of RTOS and explain any four characteristics.	6M			
	Ans:	Characteristics of RTOS:	2M list,			
		1. Reliability				
		2. Consistency	1M eacl			
		3. Predictability	charact			
		4. Performance	ristic			
		5. Scalability	explana			
		6. Compactness	ion			
		<ul> <li>Reliability: A reliable system is one that is available (continues to provide service) and</li> </ul>	1011			
		does not fail. Embedded systems and hence RTOS used in such systems must be				
		reliable.				
		<ul> <li>Consistency: A key characteristic of an RTOS is the level of its consistency</li> </ul>				
		concerning the amount of time it takes to accept and complete an application's task;				
		the variability is ' <u>jitter</u> '. A 'hard' real-time operating system has less jitter than a 'soft'				
		<ul> <li>real-time operating system.</li> <li>Predictability: The RTOS used in this case needs to be predictable to a certain degree.</li> </ul>				
		The term deterministic describes RTOSes with predictable behavior, in which the				
		completion of operating system calls occurs within known timeframes.				
		1				
		enough to fulfill its timing requirements.				
		• Scalability: Because RTOSes can be used in a wide variety of embedded systems,				
		they must be able to scale up or down to meet application-specific requirements.				
		• Compactness: In embedded systems, where hardware real estate is limited due to size				
		and costs, the RTOS clearly must be small and efficient. In these cases, the RTOS				
	+	memory footprint can be an important factor.				
	<b>(b)</b>	Compare:	6M			
	(6)	(i) RISC with CISC processor	OIVI			

i)	MISC W	ith CISC processor		1M
	SR. NO.	RISC	CISC	
	1	Reduced instructions take 1 cycle	Complex instructions require multiple cycles	
	2	Only Load and Store instructions can reference memory	Many instructions can reference memory	
	3	Uses pipelining to execute instructions	Instructions are executed one at a time	
	4	Many general registers	Few general registers	
	5	Emphasis on software	Emphasis on hardware	
		CPU Address memory	Program Memory  Address  Program Address  Address  Data Mem ory	
	2	The Van Neumann architecture uses single	The Harvard architecture uses physically separate	
	3	memory for their instructions and data.  Requires single bus for instructions and data	memories for their instructions and data.  Requires separate & dedicated buses for memories for instructions and data.	
	4	Its design is simpler	Its design is complicated	
	5	Instructions and data have to be fetched in sequential order limiting the operation bandwidth.	Instructions and data can be fetched simultaneously as there is separate buses for instruction and data which increasing operation bandwidth.	
	6	Program segments & memory blocks for data & stacks have separate sets of addresses.	Vectors & pointers, variables program segments & memory blocks for data & stacks have different addresses in the program.	
	(Any 2 r	points for DISC & CISC and	l Harvard & Von- Neumann)	

